© Copyright 1980 by Ohio Scientific Inc.

All rights reserved. This book, or any part thereof, may not be reproduced in any form without permission of the publishers. Printed in the United States of America.

Although great care has been taken in the preparation of this Operator's Manual to insure the technical correctness, no responsibility is assumed by Ohio Scientific for any consequences resulting from the use of its contents. Nor does Ohio Scientific assume any responsibility for any infringements of patents or other rights of third parties which may result from its use.

CONTENTS

SE	CTION	PAGE
	INTRODUCTION	1
1.	COMPUTERS, PROGRAMS AND THE MONITOR	2
2.	EXPLORING SPACE WITH THE MONITOR	3, 4
3.	CREATING A GOOD LISTENER	5, 6
4.	THE MIGHTY BIT	7
5.	THE UGLY TRUTH ABOUT BINARY	8, 9
6.	HEXABURGER HELPER	10, 11
7.	MAKING UP ORDERS FROM HEADQUARTERS	12-15
8.	MAKING YOUR MOVE	16, 17
9.	FETCH AND STEP IT	18-20
10.	START WAVING YOUR FLAG	21-23
11.	A TOTAL MYSTERY	24-26
	A LOOP YOU CAN COUNT ON	
13.	A STACK OF LETTERS	31, 32
14.	IT'S THE SAME OLD ROUTINE	33-35
15.	EXTENDING THE MYSTERY	36-39
	BIT BY BIT	
17.	IT'S VERY LOGICAL	43, 44
18.	HARDWORKING SUBROUTINES	45, 46
19.	TWO-WAY ARITHMETIC	47-49
20.	A SPARKLING FINISH	50
Al	PPENDICES	
A.	ASCII CHARACTER CODES	51
В.	6502 MICROPROCESSOR ARCHITECTURE	52
	MNEMONIC LIST	
D.	HEX LISTING	55-57
E.	6502 DISASSEMBLY TABLE	. 58
F.	SPECIAL SYMBOLS	. 59
G.		
Н.	OSI 65V MONITOR MOD 2 LISTING	. 75-77
١.	BIBLIOGRAPHY	
J.		
K.	TWO-WAY ARITHMETIC LISTINGS	
	INDEX	. 83,84

SECTION DESCRIPTIONS

SECTION 1-COMPUTERS, PROGRAMS AND THE MONITOR

Introduction of elementary computer terminology and concepts. Tells you what the Monitor is.

SECTION 2-EXPLORING SPACE WITH THE MONITOR

An explanation of memory and how to examine and change your computer's memory with the Monitor.

SECTION 3-CREATING A GOOD LISTENER

You encounter your first "machine code" program, "Good Listener," in this section and get an introduction to flowcharts.

SECTION 4—THE MIGHTY BIT

Binary and the ASCII code are introduced and "Good Listener" is expanded.

SECTION 5-THE UGLY TRUTH ABOUT BINARY

More binary, the introduction of BCD and hex.

SECTION 6—HEXABURGER HELPER

Arithmetic in the world of hex.

SECTION 7-MAKING UP ORDERS FROM HEADQUARTERS

Introduction of registers, flowchart explanation of "Good Listener." Introduction of opcodes, addressing modes, mnemonics and assembly language.

SECTION '8-MAKING YOUR MOVE

Data moving instructions and associated addressing modes.

SECTION 9-FETCH AND STEP IT

The Program Counter, Instruction Register, branch and jump instructions and zero page are introduced. "Execute-in-a-Box" program.

SECTION 10-START WAVING YOUR FLAG

Flags, compare instructions are covered.

SECTION 11—A TOTAL MYSTERY

A "mystery program" presented, flow charted and explained. Two's complement introduced.

SECTION 12-A LOOP YOU CAN COUNT ON

Loops are discussed along with increment and decrement instructions.

SECTION 13-A STACK OF LETTERS

Stack, push, pull and stack pointers are examined. "Execute-in-a-Box" is reviewed.

SECTION 14-IT'S THE SAME OLD ROUTINE

Disassembly table and subroutine concepts are covered.

SECTION 15—EXTENDING THE MYSTERY

"Total Mystery" is explained. Add and subtract instructions and carry flag introduced.

SECTION 16-BIT BY BIT

Arithmetic and logical shifts and rotate instructions.

SECTION 17-IT'S VERY LOGICAL

Masking bits, logical operation (AND, ORA and EOR) discussed.

SECTION 18—HARDWORKING SUBROUTINES

Some handy subroutines.

SECTION 19-TWO-WAY ARITHMETIC

Decimal mode and relocatable code.

SECTION 20-A SPARKLING FINISH

Indexed Indirect Addressing Mode and a sparkling program.

6502 INSTRUCTION SUMMARY TABLES

DESCRIPTION	P/	AGE
Data Moving		
LDS, STA, LDX, STX, LDY, STY	Figure 8.1	16
TAX, TAY, TXA, TYA		
Branch and Compare	*	
BCC, BCS, BEQ, BNE, BMI, BPL, JMP,	Figure 10.1	21
CMP, CPX, CPY	•	
Increment and Decrement		
DEC, INC, DEX, DEY, INX, INY	Figure 12.2	28
Stack Operations		-
PHA, PHP, PLA, PLP, TSX, TXS	Figure 13.2	32
Add, Subtract and Carry		
ADC, SBC, CLC, SEI	Figure 15.2	37
Shift		
ASL, LSR, ROL, ROR	Figure 16.1	40
Logical	_	
AND, ORA, EOR, BIT	Figure 17.2	44
Decimal	-	
CLD, SED	Figure 19.1	47
· · ·	-	

INTRODUCTION

Your Ohio Scientific microcomputer is in many ways like the computers that write company paychecks and run factories, control space missions and predict the weather. This manual is to show how your microcomputer and its big brothers work.

It is not assumed that you know anything about computers already, just that you want to know the inside story. You will be discovering how to use your computer at a very direct level, one that permits you to control every capability that it has. Convenient access to this level is available through a part of your system known as the 65V Machine Monitor. The 65V Monitor is present in all Ohio Scientific personal computers. The first section will tell what the Monitor is. The remainder of the manual will guide you in using the Monitor to explore and control your computer. There will be twenty sections. Each section will discuss a new topic and will suggest something new for you to do with your system that will help you to understand computers.

Take your time and play around with the new elements introduced in each section before going into the next section. Enjoy yourself.

COMPUTERS, PROGRAMS AND THE MONITOR

Computers are information processing devices. That is their thing! They accept input information and transforms it into output data that we can read and interpret, or into sequences of actions which we find useful or pleasing.

Not all information processing takes place in computers. One drives a car by giving it the necessary input through the ignition, steering wheel, accelerator, etc. The result is a mechanical amplification of the input information. But, a car is not a computer. There is but one way to process information through a car and that is to drive it. Social benefits aside, it is a single-purpose device.

A computer can be redirected easily to different information processing tasks. It is a general-purpose device. Switching tasks is easy because the description of a task is itself information, the natural food for a computer. Of course, the computer is a machine without intelligence, so the input must be put into a completely prescribed form, leaving nothing to be figured out on the basis of previous experience.

Computer input is of two kinds: the information to be processed and the directions for the processing. Information to be processed is called input data. Several kinds of input data will be introduced later. The directions for processing take the form of a sequence of actions called a program. The actions to complete a task may be called an algorithm. Expressing the algorithm in a form suitable for computer input, we have a program. The algorithm must be described in a language that can be "understood" by the computer, in the sense that the computer takes the right action.

Languages developed for this purpose are called computer languages. One type of computer language spells out the precise way in which each part of the computer is to participate in processing the data. This is the machine language of the computer. Since the parts of different computers are arranged differently, their machine languages are different.

When carrying out a task by executing the program which describes it, a computer is actually processing a machine language program. This does not mean that people who develop programs (programmers) always write their programs in machine language. After all, the translation of a program from another computer language into machine language is just another information processing task for the computer. When a translation is being done, the input computer language is called the source language or source code. The source language is translated by the computer into the object language. Since the objective of the translation is usually machine language, the term object language or object code is often used for machine language.

The 65V Machine Monitor is a machine language program. We will refer to it by using just the term Monitor. It does not have to be fed into your computer as input because it is built-in. Built-in programs control your computer from the time it is switched on or reset (see your operator's manual for specific directions), until the control of the computer is given to a program you have entered as input information. The program in control at start-up places a "prompting" message on the video display requesting that you select which built-in program should be executed next. One of the options in the prompting message is an "M." The program is reading the keyboard for input over and over, just waiting for you to type something.

As you depress the "M" key, control of the computer is turned over to the 65V Machine Monitor. The transfer to the Monitor program occurs before you can release the "M" key. The Monitor writes a message on the video display, to be explained in the next section, and begins to read the keyboard, searching for your next input.

Make sure the 'SHIFT LOCK' key on your keyboard is depressed. Reset the computer (this method varies between different OSI computers—consult your operator's manual). Type "M" in response to the displayed message. This starts execution of the 65V Machine Monitor.

Observe the display while depressing various keys and try to determine which keys the Monitor interprets as commands. You'll find the answer as you read on. Two commands 'G' and 'L' terminate the execution of the Monitor. Avoid them until you are finished playing hide and seek. Soon you will be entering the executing machine language programs with the aid of your humble and ever present servant, the 65V Machine Monitor.

The appendix contains a listing of the Monitor. This manual will teach you how to read and understand that listing.

EXPLORING SPACE WITH THE MONITOR

Your computer is a system consisting of physical machinery controlled by stored information in the form of programs and data. The physical configuration does not change as programs execute. That part of the system is called hardware—the circuit boards, metal cases, etc. Computer programs are frequently changed and are collectively referred to as software. The hardware components of your system are represented in Figure 2.1.




Figure 2.1 Major Hardware Components

The programs in control of the system are stored in the memory. A memory consists of a large number of cells. The contents of a cell are made available to other components by means of its address, a unique number associated only with that cell. One cell contains a piece of information we call a byte. The byte is defined in Section 4. Cells are also called memory locations.

The "action" component that processes data from the memory is the processor. In your system, the processor is a 6502 microprocessor. Information storage locations and processing stations within the processor are called registers. A single action that a processor can take with some register is called an instruction. A machine language program is a series of instructions. When one of the processor's registers, the program counter (PC), is set to the address of the beginning cell of a program, the processor begins to read and execute the machine language instruction contained in those cells. The resulting execution of the program causes some memory cells to be altered and exchanges of information to take place between the memory and input/output (I/O) devices. The result is the activity of the computer system that you can observe, from a loan calculation to video animation.

Memory cells are not all alike. Some portions of memory hold fixed information that cannot be altered as programs are executed or when the computer is turned off. This portion is called Read Only Memory (ROM). The 65V Machine Monitor and other built-in programs are located in ROM. Other parts of memory are for temporary information, like the data being processed by executing programs, or programs which are brought into memory to produce a desired behavior at a particular time. This kind of memory is known as Random Access Memory (RAM) or read/write memory.

As you start the execution of the 65V Machine Monitor, the processor clears the CRT screen (video display) and writes a four-digit number and a two-digit on a small portion of the display. This is done by transferring characters

into the RAM display area as shown in Figure 2.1. Contents of this RAM display area are regularly transmitted to the CRT display screen.

The characters appearing on the screen represent two numbers written in a number system called hexadecimal or base sixteen. In a section to follow you will learn how these numbers are constructed. The left number is the address (location) of a memory cell and the right number shows the information contained in that cell. Two hex digits are enough to express the contents of any 8-bit) memory cell. Addresses or memory cell numbers are two bytes long and are represented by four hex digits or represented by four hexadecimal digits. For reasons we can appreciate shortly, the Monitor ignores most keys reacting only to the decimal digits Ø-9, the letters A-G and L, the special symbols: "/" (slash), '.' (period), and the 'RETURN' key.

The decimal digits Ø-9, along with the letters A-F are hexadecimal digits. The Monitor has two ways to react to keyed in hexadecimal digits. In the Monitor address mode, digits are rolled into the address value (left or four-digit number) displayed. This changes the right value too, since the new address designates a different memory cell. In the Monitor data mode, digits are rolled into the data value (right or two—digit number). Actually, the addressed memory cell is being altered and the display change reflects the alteration.

The Monitor starts in the address mode. Depressing '/' changes it to data mode. When '.' is depressed, the Monitor returns to address mode. The 'RETURN' key advances the address by one, changing the data value. You can use it to move through memory, reading or writing into cells.

The 65V Machine Monitor program starts at a location whose address is \$FEØØ (read F, E, zero, zero—the \$ indicates that this is a hex value). See if you can get that number (without the \$) into the address side of the display. This displays the first instruction of the Monitor on the data side. It should be 'A2'. Now depress '/' and the 'RETURN' key several times. What is happening? You are counting up on the address side and getting a display of the contents of successive memory cells on the data side. Wherever you stop, write down the address and write '22' into that cell using the data mode. Now return to address mode ('.') and key-in the address over itself. Disappointed? The '22' is not there because you are addressing ROM, where the contents of cells cannot be changed.

Can you enter data and see the result immediately? Yes, in the display area. Each character position of the CRT screen has a RAM cell associated with it which you can alter in data mode. Most of them now contain the 'blank' character. Given the address of a cell in the display area, (see the user's manual for specific video display locations for your computer) you can place non-blank characters in nearby cells to create a pattern on the screen. When you learn how to count in hexadecimal, you can systematically explore the display area and find out exactly where screen positions are recorded in the display memory. A starting location for some preliminary exploration is the hexadecimal number \$D140, a strange looking number if I ever saw one.

CREATING A GOOD LISTENER

It may be that good listeners are born, not made. But your computer can be programmed to pay strict attention to every character you type. It cannot nod its head in agreement but it can repeat or echo each character on the television screen.

Let's think about the program which describes the "good listener" task. In order to write a program we have to specify the desired behavior completely, leaving nothing unspecified. The computer understands nothing and must be told everything. For starters, exactly where on the screen do we want the input to be echoed? Where the Monitor prompt message was? Okay. When our program is executing, the Monitor will be asleep, having no processor to execute it, so these display locations are available for display. Let's extend the display across the screen so we can read the glorious stuff we shall be entering. What happens when we reach the right of the screen? Later you can implement other choices, but for now, let's start pushing characters to the left making room for new input to the right, just as the Monitor does to its address and contents display. Will there be any keys which will be used to cause the "good listener" to alter its behavior, like the "and "commands affect the Monitor? No, not in the 'first pass' version. How will the good listening end? We can't tell it to stop so let it go on forever! "Forever" means as long as the program has control of the processor. The best way to see what the program does is to try it. The sequence of steps in the flowchart (See Figure 3.1) must be expressed in computer language. This programming step is called coding. Coding in machine language requires the programmer to express the required processing in terms of operations which the processor can do with its registers. Using techniques you will be learning in this manual, a machine language version of the "good listener" was created in hexadecimal numbers, so that you can load it from the keyboard. It should be loaded starting at location 9000, as shown. All key-in's for loading, using the Monitor, are shown below. We use the symbol '*' to represent the 'RETURN' key. Some locations are shown to the left for checking during loading.

LOCATION (HEX)	WHAT YOU SHOULD KEY-IN	1?
ØØØØ	.ØØØØ/A2*ØØ*2Ø*ED*FE*9D*46*D1*	
ØØØ8	E8*EØ*14*DØ*F5*2Ø*ED*FE*	
ØØ1Ø	A8*A2*ØØ*BD*47*D1*9D*46*	
ØØ18	D1*E8*EØ*13*DØ*F5*98*8D*	
ØØ2Ø	59*D1*4C*ØD*ØØ	

Before executing the program let's check the loading. One key-in error can make a big difference. How do we check it? Type ".0000/"—this resets the Monitor to the data mode and resets the display to the beginning of the program (\$0000). Repeated use of the 'RETURN' key allows you to "step" through the program examining each location. If you find a mistake, enter the correction.

Computers do one thing at a time, so a program must be organized that way. An important tool for planning or showing the sequence of steps in a program is a flowchart, a diagram such as the one to the right. Arrows in a flowchart mark the path of the processor, boxes represent the processing that it does along the way. Box shapes have meaning to programmers. Rectangular boxes stand for processing steps. Slanted sides signal an input or an output. Diamonds are decision boxes, representing tests which select paths for the processor. In the program a decision step is called a branch. Branches allow sets of steps to be repeated and decisions to be made. A set of repeated steps is called a loop. The six-sided box near the top denotes preparation for a loop. Ovals show the start and termination points of the program.

You probably have realized that the flowcharf represents the "good listener." There are two loops, one to fill the display line and another to add characters to a full line. The lower loop has no decision box, therefore, there is no way for it to end. There is usually one start point and there can be several termination points.




Figure 3.1 A Flowchart

For example, suppose you type ".0000/" and depress the 'RETURN' key three times. Suppose the display reads "0003 DD," this is wrong, it should be "0003 ED." To enter the correction, simply type the correct contents, E followed by D. Note that the display now reads "0003 ED" which is correct. Your correction is now entered. Continue with the 'RETURN' key to check the code. Repeat the above process as necessary until the code on Page 5 is entirely correct.

Now that the program is loaded and checked, it can be executed. The 'G' command tells the Monitor to load the displayed location into the program counter, thus, starting the execution of the program beginning at the displayed cell. So, .0000G will start the "good listener." Is it listening?

THE MIGHTY BIT

Information comes into the computer system through its input/output (I/O) devices and is stored in memory. It moves around inside the processor. Output information appears on the display as numbers, words or pictures. But if we were inside the computer watching the information go by, we would see it in a strange internal form.

A computer is made of electrical circuits and connecting paths which hold, transmit or process the smallest particle of computer information there is, the bit. A bit is a simple yes or no, a true or false, one of two possible values. Internally, this is seen as a one or a zero. It is the universal measure of the amount of information content in any message. A set of bits taken together is a binary code. Just as a bicycle has two wheels, a binary code is based on two values. Like the parallel rails of a railroad track, sets of electrical paths carry binary codes around inside the computer.

Anything that can be said, can be said in a binary code, provided there are enough bits and the bit values have been assigned a meaning. The bits themselves do not carry the meaning. Sitting there in the computer, we would not get any message by reading a passing binary code unless we knew the meaning assigned to the bit values by the sender and receiver of the code.

To represent a binary code on paper, we write it as a string of characters in which each bit is represented by one of two possible characters. Bit values are traditionally represented by the symbols '0' (zero) and '1' (one).

A byte is a binary code composed of eight bits. In your computer each memory cell contains one byte. A character, such as a letter, digit, or punctuation mark, is the type of information which is (forgive the pun) byte size. When reading the keyboard, the processor loads a byte from the keyboard into one of its registers. This byte indicates which key is being depressed. "Good listener" stores each byte it obtaines in memory cells in the display area. A byte in the display area directs the display subsystem to a pattern for the character which is to be seen at that position.

Somebody had to decide what bit pattern should represent each character. Many computer manufacturers use the same code, so that computers can transmit character information to each other. The common code used in almost all small computers is the American Standard Code for Information Interchange or ASCII code.

You can look up the ASCII code for any keyboard character in the table in the appendix at the rear of this manual. We have another way to determine the ASCII value—we can execute a program which reads the keyboard, converts and displays the bit values it is receiving. The load and execute Monitor commands for this conversion program are:

.ØØØØ/2Ø*ED*FE*85*FØ*A9*18*A2* Ø7*9D*D2*DØ*66*FØ*3E*D2* DØ*CA*1Ø*F5*3Ø*EA

.ØØØØG

As you examine ASCII codes, go through the sequence of digit characters $\emptyset, 1, \ldots, 9$ and note what you see. If it is convenient to leave your computer on while reading the next section, it will save time. The next section suggests a small change in the binary display program, which can be made without keying in the program again, provided the computer has not been turned off or used for any other purposes.

THE UGLY TRUTH ABOUT BINARY

Numbers are important to computers. Addresses of memory cells are numbers. The contents of registers and memory cells often represent numbers. Computers spend a lot of their working time counting and calculating with numbers. So, numbers have to be represented in binary codes, don't they? One way of doing it could be seen in the ASCII codes for digits \$\emptyset\$-9. Ignoring the left four bits which remain fixed at \$\emptyset\$011, the digits are represented this way:

ØØØØØ	5-0101
1-0001	6Ø11Ø
2-0010	7-0111
3-0011	8-1000
4-0100	9-1001

To represent a number like 6502, we can string these codes together, packing two-digit codes to a byte like this:

$$6502 = 01100101 00000010$$

$$6 \quad 5 \quad 0 \quad 2$$

This is a frequently used code for numbers. It is called Binary Coded Decimal or BCD. Can you write the four-bit codes that are not used in BCD for digits? There are six of them. (The unused codes are: 1010, 1011, 1100, 1101, 1110 and 1111). These unused codes are the reason why BCD is not the most efficient way to represent numbers in a computer. A memory cell containing a BCD byte is storing only 5/8 of the information it could, because its bits are not free to express all of their values. Also, the processor circuits which carry out such pleasing operations as addition and subtraction are complicated by the need to avoid the codes that do not represent digits.

So what is a "natural" number system for computers? One that will allow them to do their thing? We humans are partial to tens. We write the digits 6502 to mean:

$$(6 \times 1000) + (5 \times 100) + (0 \times 10) + (2 \times 1)$$

or $(6 \times 10^3) + (5 \times 10^2) + (0 \times 10^1) + (2 \times 10^0)$

The decimal digits $\emptyset, 1, \ldots, 9$ express numbers in the decimal number system based on the number ten. What's so great about ten? Take off your mittens.

If you are a computer, how many fingers do you have? Two. The characters 'Ø' and '1' stand for your digits and the natural way for you to express the above number is 1100110010110, meaning:

$$(1 \times 2^{12}) + (1 \times 2^{11}) + (\emptyset \times 2^{10}) + (\emptyset \times 2^{9}) +$$

 $(1 \times 2^{8}) + (1 \times 2^{7}) + (\emptyset \times 2^{6}) + (\emptyset \times 2^{5}) +$
 $(1 \times 2^{4}) + (\emptyset \times 2^{3}) + (1 \times 2^{2}) + (1 \times 2^{1}) + (\emptyset \times 2^{0})$

This is the binary number system based on the number two. The BCD codes for numbers up to ten are the binary representations of these numbers.

In the binary number system every bit pattern is used and stands for a unique number, but only a computer could love a number like 1100110010110. The ugly truth about binary is that it scrambles human brain waves. We lose our place in its maze of zeros and ones. The human brain deals best with a few things at a time. We even put commas in long decimal numbers to mark the place. What we need to deal with binary is something to group those bits into a shorter, more readable pattern.

The answer lies in those six missing four-bit codes in BCD. If we had digits to represent those extra codes, we could write binary compactly because every four-bit group could be replaced by the corresponding digit. A digit is

some character given a numerical meaning. To get six more, we use the letters A-F and assign numbers and their four-bit binary representations to them, arriving at:

\emptyset — \emptyset \emptyset \emptyset \emptyset	4-0100	8-1000	C-11ØØ
1-0001	5-0101	9-1001	D-11Ø1
2-0010	6-Ø11Ø	A-1Ø1Ø	E-111Ø
3-0011	7-Ø111	B-1Ø11	F-1111

The number system based on sixteen is called hexadecimal. If our explorations of the universe reveal intelligent life forms with sixteen fingers, they probably will be using hexadecimal.

To see how that ugly binary number 1100110010110 shapes up in its hexadecimal form, just mark off groups of four bits from the right 1/1001/1001/0110 and replace each group by its hexadecimal digit. You should get 1996₁₆.

Another system that is sometimes used to represent binary in computer literature is the system based on eight. It is called octal. In octal, the digits are zero through seven and each digit replaces three bits.

With all these number systems floating around we could get confused. When there is any question about it, the base number of the system is written as a subscript of the number representation. For example:

$$6502_{10} = 1100110010110_2 = 1966_{16}$$

How would our 1610-fingered friends write that? Answer:

$$6502_A = 1100110010110_2 = 1966_{10}$$

Can you figure out why?

You can enlist your computer's help in a little binary to hexadecimal drill by making a small modification in the binary display program of the last section. The program loops forever, always looking for a new key-in. Let's make it return to the Monitor after accepting one key-in. Then you can use the Monitor to place in a display cell what you think is the hexadecimal version of the binary code that you see. If you are right, the character originally keyed in will appear on the screen.

If you haven't turned your computer off since entering the binary display program, it is still there in RAM! Going to the Monitor, alter the program by entering:

Now when you enter .0000G, the modified program will display in binary the ASCII code for your next key-in. Select a nearby display location and enter the hexadecimal code. If you make a mistake on the binary to hexadecimal conversion, something other than the character you expected will appear, maybe something you cannot key-in. Does that make you curious? Then why not make some "intentional" mistakes? Who'll know?

HEXABURGER HELPER

So why does an alien being with eight fingers to the hand (or four fingers on each of four hands) write

$$6502_A = 1100110010110_2 = 1966_{10}$$

with his little alien BIC? Because to him 10 is the one-digit number A. And to him 10 means sixteen. Of course, he would never call it "sixteen." That't decimal-based terminology. In any number system, 10 stands for the number on which the system is based. This number is referred to as the base or the radix of the system. Remember that there is just one set of integer numbers but many systems with which to express them. The equal signs in (back to earth)

$$6502_{10} = 1100110010110_2 = 1966_{16}$$

belong there because we have three representations of the same number.

To find the decimal representation of a hexadecimal number, say, D1E4₁₆, you translate its digits to decimal and carry out the decimal calculation it stands for, namely

$$(13 \times 16^3) + (1 \times 16^2) + (14 \times 16^1) + 4 = 53732$$

The calculation is a bit easier if you alternate multiplications and additions like this:

$$((13 \times 16 + 1) \times 16 + 14) \times 16 + 4 = 53732$$

Written out, the calculations look like this:

13	2Ø8	2Ø9	3344	3358	53728
<u>× 16</u>	+ 1	× 16	+ 14	× 16	+ 4
78	2Ø9	1254	3358	20148	53732
13		209		_3358_	
2Ø8		3344		53728	

The result: D1E4₁₆ = 53732_{10} .

As you work with machine language programs, you will want to add two hexadecimal numbers and get a hexadecimal result. On way is to convert the numbers to decimal representation, add them, then convert the sum back to hexadecimal. That's the hard way. The easy way is to add in hexadecimal, using the same rules of arithmetic we use in decimal addition. Sounds hard, doesn't it? Well, judge for yourself. First, let's take a close look at what's happening in the decimal addition:

Since 8 + 3 cannot be represented in one decimal digit, you think of it as 10 + 1 and write the 1, noting the carry into the column to the left, as shown.

Hexadecimal addition works on the same way. Write the digits of $B6_{16} + 89_{16}$ in the format for column-by-column addition, then add the units column digits. The answer, 15_{10} , is represented as F in hexadecimal. In the sixteen's column, we get $11 + 8 = 19_{10}$, which cannot be represented in one hexadecimal digit. So, we think of it as 16 + 3, write down the 3, and carry the 1 from $16 = 10_{16}$. The whole problem then reads:

Hexadecimal subtraction can be done directly, following the same rules as decimal subtraction: In

we must borrow 1 to go with 3. But, the borrowed 1 stands for 16_{10} , so we calculate (16 + 3) - 11 = 8.

Hexadecimal addition and subtraction are a help in finding out exactly where display positions appear on your screen. The number of display positions in a row is a multiple of 16_{10} . It may be $32_{10} = 20_{16}$ or $64_{10} = 40_{16}$. This means that locations displayed in a vertical column differ by that multiple.

MAKING UP ORDERS FROM HEADQUARTERS

Remember the flowchart for "good listener?" It showed the sequence of steps for doing the desired processing and display task. Such a sequence of steps is called an algorithm, as we mentioned earlier. To bring the "good listening" algorithm to life in your computer, you loaded a machine language program into memory as a sequence of binary codes, keying in each byte of the program as a pair of hexadecimal digits. How did "good listener" get into that form? By a process that will be described in this section, a process involving two stages called coding and assembly.

In the coding stage, the programmer expresses his chosen algorithm as a series of actions that the computer's processor can perform. Each individual action is an instruction. A processor has a menu of available instructions called the instruction set. Working from a flowchart or some other description of the algorithm, the programmer chooses sequences of instructions. These include instructions which select sequences to be executed next and other instructions which cause sequences to be executed repeatedly.

The structure of the microprocessor determines what instructions are available in the instruction set. Coding in machine language requires a knowledge of that structure because you are expressing the algorithm directly in machine instructions.

Translation of algorithms into more general computer languages (also called higher level languages) is also called coding. This approach does not require the programmer to know the "insides" of the processor. This knowledge is applied in a program called a compiler or an interpreter that translates the higher level computer language into machine language instructions. Some high level languages that are translated into machine language are BASIC, FORTRAN, PASCAL, APL and COBOL.

We are going to be coding in the machine language of the 6502 microprocessor. The 6502 has three registers for which programers use the names X, Y and A. Each of these registers holds one byte of information. The accumulator, A, is the busiest register by virtue of its direct connections with the processing circuitry in the 6502. The X-register and Y-register are called indexing registers. Their usual jobs are counting and maintaining the location (or index) of data being processed.

A translation of the "good listener" flowchart into operations on the contents of 6502 microprocessor registers is given in Figure 7.1. To the left of each box is a description of a way to use the 6502 registers to carry out that step. The programmer may have a choice of several possibile ways to use the registers. Of course, Figure 7.1 does not represent the completed coding because the instructions are not specified. Besides spelling out the instructions, the coding step also involves specifying the location and arrangement of data. In the "good listener" coding, for example, access to display locations is done by incrementing the X-register (register X) by one each time a loop is repeated. This approach dictates the arrangement of that data.

Load a zero into Register X.

Use a part of the Monitor which loads the ASCII code for the next key depressed into the accumulator A.

Store from the accumulator A into the memory cell whose address is D146₁₆ plus the contents of X.

Increment X by 1 for next store.

Compare X with length of display line. If not yet equal, branch back for next key.

Use the same routine to load the ASCII code for next key depressed into the accumulator.

Load a zero into Register X. Repeat the following loop across the display: load from the contents of D147₁₆ plus X into Y, store from Y into D146₁₆ plus X. Increment and test X.

Store from the accumulator into the address on the right of the display line. Jump back to the instruction for reading a key.




Figure 7.1 "Good Listener" as Register Operations

In the coding stage, some flowchart boxes may be implemented by one or two instructions. Others may take many instructions. In describing the "good listener" algorithm, it is helpful to use a single box for the "move message left" step. Implementing this step with register operations requires a loop, as shown in Figure 7.2. Loops often involve incrementing the testing an index, such as in Figure 7.2. The index must be given an initial value before the loop is executed the first time.




Figure 7.2 A loop for "move message left"

Now getting down to selecting instructions, just what does an instruction contain? An instruction always contains a binary code called an operation code, or opcode, for short. The opcode identifies the operation to take place and the manner in which the operands, the data involved in the operation, are to be accessed. Operands are contained in either microprocessor registers or in memory cells. In the case of memory cells, the instruction selects one of several addressing modes for the operand. Addressing modes are ways of forming the cell address of an operand in memory. In addition to the opcode, instructions often contain the operand address or information that goes into the formation of the address. The operand address derived during the execution of the instruction is called the effective address.

Figure 7.3 shows a coding of "good listener." The symbolic form of the opcode that most programmers use in coding is under the heading Mnemonic. The neumeric form of the same opcode that results from the process of assembly is under the heading Opcode.

LOCATION	OPCODE	OPERAND	LABEL M	NEMONIC	OPERAND		REMARK
ØØØØ	A2	ØØ		LDX	#Ø	;	CLEAR INDEX
ØØØ2	2Ø	ED FE	FILL	JSR	GETKEY	;	NEXT PRESSED TO A
ØØØ5	9D	46 D1		STA	\$D146	;	INTO NEXT LINE CELL
0008	E8			INX		;	INCREMENT INDEX BY 1
ØØØ9	ΕØ	14		CPX	# 2Ø	;	END OF THE LINE?
ØØØB	DØ	F5		BNE	FILL	;	BACK UNTIL EQUAL
ØØØD	20	ED FE	REPEAT	JSR	\$FEED	;	NEXT PRESSED TO A
ØØ1Ø	A8	,		TAY	-	;	SAVE KEY IN Y
ØØ11	A2	ØØ		LDX	#Ø	;	CLEAR INDEX
ØØ13	BD	47 D1	MOVE	LDA	\$D147	;	LOAD LINE(I+1)
ØØ16	9D	46 D1		STA	\$D146	;	STORE INTO LINE (I)
ØØ19	E8			INX		;	INCREMENT INDEX
ØØ1A	ΕØ	13		CPX	#19	;	END OF THE LINE?
ØØ1C	DØ	F5		BNE	MOVE	;	BACK UNTIL EQUAL
ØØ1E	98			TYA		;	RESTORE KEY-IN
ØØ1F	8D	59 D1		STA	\$D159	;	STORE NEW KEY
ØØ22	4C	ØD ØØ		JMP	REPEAT	;	BACK FOR MORE

Figure 7.3 Good Listener as Machine Language Instructions

Compare columns 1-3 with the contents of memory (starting at \$0000) resulting from the program entry exercise on page 5. Notice the pattern of correspondence between the assembly listing here and the machine readable form of the program given on page 5.

Just as binary numbers are hard to interpret, machine language programs in binary form are not easy to deal with. Since programmers want to be able to read and alter programs as well as create them, they usually write them in a symbolic form using names for operations, registers and memory locations. There is also the important matter of getting the new program to work in the first place. This process is called "debugging." There always seem to be some little mistakes or "bugs" in a new program, and finding them requires concentrated study of the program. So a readable form of the program is essential.

Assembly is the process of translating the symbolic form of machine language into binary codes. If the symbolic form of the program is written according to required format rules, a program can do the assembly task. Such a program is called an assembler. The input to the assembler is called assembly language. The symbolic form of Figure 7.3 and other such figures in this manual conform to the standard assembly language mnemonics (symbols) for the 65\(\theta \) (see list in appendix). (For more information concerning assembly language programming on OSI computers refer to the OSI Assembler/Editor and Extended Monitor Reference Manual.)

In later sections we shall return to Figure 7.3 to learn about every part of it. For the moment, see if you can tell where to change the length of the display line. Compare the assembly language version with the flowchart and description of Figure 7.1. Every instruction is on a separate line and the assembled instruction begins with the opcode. In the assembly language, the numbers relating to display line length are in decimal; the corresponding numbers are in hexadecimal in the assembled code. Can you find them? Now select another line length that will fit on your screen, alter the program and try it. A clue: there are three bytes in the program that must be altered.

MAKING YOUR MOVE

How is coding a program like sorting potatoes? Answer: It's just one decision after another. Would you like to understand the process and do some coding yourself? Okay, let's examine some of the decision-making that takes place in coding. Mostly, the "good listener" algorithm involves moving data around. For now, we'll concentrate on decisions connected with that.

The part of the 6502 instruction set devoted to moving data around between memory and processor registers X, Y and A appears in Figure 8.1. There you have almost all you need to know about these instructions for coding and assembly. Missing is the time it takes the processor to execute each instruction. We are seldom concerned with that. Many manuals and books provide 6502 instruction tables with execution timing. See the Bibliography for references.

Starting with the leftmost column of Figure 8.1, the operation mnemonic is a name for the operation, a name which is supposed to be easy to remember. Compare the mnemonics to the explanations of the operations. Do mnemonics help you to remember? Next we have hexadecimal opcodes for each of the addressing modes available with that operation. The opcode determines both the operation and the addressing mode. There are many ways to address memory cells with the 65\0092 processor. Frequently used operations are assigned most of the available addressing modes, so that you will have ways of expressing algorithms effectively, in reasonably small numbers of instructions. Not all combinations of operation and addressing mode are available in the instruction set.

OPCODES FOR VARIOUS MODES

ADDRESS MODES

MNEMONIC	EXPLANATION	immediate	absolute	zero page	(ind,X)	(ind),Y	zero page,X	abs,X	abs, Y	zero page, Y	FLAGS
LDA	Load A	A9	AD	A:5	A1 -	B 1	B5	BD	В9		NZ
STA	Store A		8D	85	81	91	95	9D	99		
LDX	Load X	A2	AE	A6					BE	В6	NZ
STX	Store X	,	8E	. 86						96	
LDY	Load Y	ΑØ	AC	A4			B4	BC			NZ
STY	Store Y		8C	84			94		. ,		

MUEMONIO	EVEL AMATION	MODE IS	=: 400
MNEMONIC	EXPLANATION	IMPLIED	FLAGS
TAX	Transfer A to X	. AA	NZ
TAY	Transfer A to Y	A8	NZ
TXA	Transfer X to A	8A	NZ
TYA	Transfer Y to A	98	. NZ

Figure 8.1 Moving Data between Memory, X, Y and A

At the right of Figure 8.1 there is an indication of any flags affected by the operation. This is included here for the sake of completeness. Flags are one-bit registers in the processor whose functions we will go into later.

Most of the addressing modes in Figure 8.1 will be explained in later sections, as we examine different kinds of information processing. Right now, let's review the "moving data" coding decisions in the "good listener" pro-

gram, Figure 7.3.

In the first instruction, index register X is cleared to zero by loading a zero valued byte from memory. The opcode identifies the addressing mode as immediate mode (A2 in the LDX row, Figure 8.1). In this mode, the operand is the byte in memory following the opcode. It is known as an immediate operand. Note from Figure 8.1 that registers A and Y can also be loaded with immediate operands. There are no immediate mode store-in operations, so immediate bytes must be considered to be constants. Memory locations in which a program stores data can represent variables in the algorithm, quantities that can change during its execution. In the assembler input, an immediate operand is identified by the character '#' preceding the constant. Identify the other immediate operands in the program. A dollar sign indicates the following digits are hexadecimal, not decimal digits.

We must defer explaining the second instruction, the JSR, but its effect here is to place the ASCII code for the

next key depressed into the accumulator A.

The natural thing to do is to store from A into the display line. The addressing mode of the STA instruction is absolute, indexed by X. Absolute mode means that a full 16-bit address follows the opcode. For reasons we will cover later, the absolute address bytes are reversed in the instruction. Do you see what we mean? The address intended in the program is the start of the display line, which is D146. The leftmost digits, D and 1, represent the high order byte of the address. This byte is called the high order or high byte because the bits stand for higher powers of two than the low byte (46) bits. As a 16-bit binary number, the address is written D146, with the high byte on the left and the low byte on the right. In an absolute addressing mode instruction, the low byte comes before the high byte in memory. When listing the contents of memory, left to right corresponds to increasing addresses in memory. Thus, the high and low bytes of an absolute address are reversed in the machine language program.

Would you like to change the address of the display line in "good listener?" Then you must alter the program in

four places, the absolute addresses with low bytes at hexadecimal 6, 14, 17 and 20.

In the assembly language operands, the characters ',X' denote indexing by X, which means that the effective address is the sum of the absolute address and the contents of register X. What happens to the effective address as X is incremented (by one) with each repeat of the loop? This is a very important question. The answer reveals how "good listener" works.

There is an instruction in the program using an absolute addressing mode without indexing. It is the JMP instruction at 22₁₆. Guess what JMP stands for? In assembly language, names like REPEAT, FILL and MOVE are created by the programmer to stand for addresses of instruction or data locations. Such names are called labels. Each label appears to the left of the opcode mnemonic and in the symbolic form of instructions in which the address affects the assembled code. Labels may be used whenever they are needed.

Continuing with the coding decisions of "good listener," there is a problem in the second loop with having the key code in register A. We would like to use the sequence

MOVE LDY \$D147,X STY \$D146,X

to accomplish the left face, forward march of the display. The problem is that STY has no absolute indexed addressing mode. No such opcode in Figure 8.1, right? If we used register Y instead of register X as the index register, would we have the same problem? You bet. To get around the problem, the program saves the key code in the Y register and uses the accumulator A for the leftward bunny hop. Could this little inelegance be avoided by bunny hopping first, then getting the new key? The answer is no. Figure out why, then test your theory by arranging the program that way and observing what happens.

Do you get the impression that coding can be fun? Let's see if you can reverse the roles of X and Y in "good listener" and get a working program. To compare contents of Y with an immediate line length, the instruction reads


CPY #20 ;END OF THE LINE?

and the opcode is CØ.

FETCH AND STEP IT

Many of the 6502 instructions are easier to understand if you know how a computer's processor goes from instruction to instruction during program execution. The processor keeps track of its location in the program by means of a register caled the program counter (PC). The program counter is the size of an effective memory address. After the execution of an instruction, it holds the address of the next instruction to be executed.

Each instruction is processed as it is encountered, in a two-part cycle, the fetch-and-execute cycle. In the first part, the program counter contents are sent to the memory unit which sends the opcode back to the processor regis-



ter called the instruction register (IR). The program counter is incremented by one. This is the fetch cycle. Now the processor determines the operation and address mode and carries out the execution cycle. In the execution of the instruction the program counter advances to the next opcode. It may be further affected by the execution of some instructions, as we shall see.

It is the program counter that provides access to the immediate operands described in the last section. It contains the effective address at the beginning of the execution cycle. It is efficient to access constants this way, but not variables. For a variable, some additional mechanism would be necessary to get back to the stored value, once the program counter had gone past it. Besides, programs in ROM would have to avoid immediate "stores" anyway. Remember why? For these reasons, the immediate addressing mode is for constants only.

In absolute and absolute indexed addressing modes, the program counter is used to fetch a full two-byte address. Because the address bytes are stored in reverse order, the low byte is fetched first. This is handy because in indexing the processor must add a register byte to the absolute address to form the effective address. It gets the low byte first and adds the index register contents to it. The sum can be too large for a byte but there is no real problem. With your knowledge of binary, you can confirm that at worst, only one extra bit is needed. The extra bit is called, appropriately enough, the carry bit. The processor retains the carry bit, advances the program counter and fetches the high address byte, then adds the carry to it, forming the full effective address.

Branch or jump instructions provide an effective address which can replace the contents of the program counter. The replacement causes the processor to start on a sequence of instructions at another location in memory.

With the 65V Machine Monitor, you start the execution of a program by entering its start location into the address display and depressing the 'G' key. This transfers the displayed address into the program counter. From that point the processor is at the mercy of the program you keyed in. Program bugs or loading errors may bring the program counter to the address of an invalid or unintended opcode. When that happens, the program loses control of the processor and, if anything occurs next, it isn't what you had in mind. Fortunately, the reset key forces the program counter to the starting address of a program that will listen to you, so that you can get back to the Monitor and look for the problem.

With the program of Figure 9.1, you can execute a series of instructions one at a time and observe their effects on memory and the processor registers. The program contains a "box" of three "no operation" (mnemonic is NOP, pronounced no op, like co-op) opcodes in its middle. A NOP instruction does nothing but advance the program counter by one. To execute one instruction, you insert it in the box where the program counter will reach it as the

program executes. Any instruction will fit since none are longer than three bytes, but be sure that the unused box bytes are filled with the EA opcode of a NOP instruction.

The instructions preceding the box load the processor registers and flags from memory locations \$00F0 through \$00F3. After the execution of the inserted instruction, the contents of all processor registers are stored in the corresponding memory locations and the program returns to the address mode of the Monitor. At this point you can examine memory to verify the effects of the executed instruction. Where do you look for the contents of X, Y and A? (Answer=\$F1-\$F3)

(
	-	;REST	ORE PROCESSO	R	TO EXECUTE BOX INSTRUCTION
ØØDØ	A5 FØ		LDA SAVE	;	LOAD FLAGS AND
ØØD2	48		PHÁ	;	PUSH THEM ONTO THE STACK
ØØDЗ	A6 F1		LDX SAVE+1	;	LOAD X
ØØD5	A4 F2		LDY SAVE+2	;	LOAD Y
ØØD7	A5 F3		LDA SAVE+3	;	LOAD A
ØØD9	28		PLP	;	PULL FLAGS FROM STACK
		;THE	вох		
ØØDA	EA		NOP	;	A BOX OF THREE BYTES
ØØDB	EA ⁻		NOP	;	TO HOLD LARGEST INSTRUCTION
ØØDC	EA .		NOP	;	ALWAYS RESTORE TRAILING NOP'S
		;SAVE	PROCESSOR S	TAT	TE AFTER EXECUTION
ØØDD	Ø8		PHP	;	PUSH FLAGS
ØØDE	86 F1		STX SAVE+1	;	SAVE X
ØØEØ	84 F2		STY SAVE+2	;	SAVE Y
ØØE2	85 F3		STA SAVE+3	;	SAVE A
ØØE4	68		PLA	;	PULL FLAGS
ØØE5	BA ·		TSX		
ØØE6	86 FF		STX SAVE+4	;	SAVE STACK POINTER
ØØE8	85 FØ		STA SAVE	;	SAVE FLAGS
ØØEA	4C 47 FE		JMP \$FE47	;	RETURN TO MONITOR ADDRESS MODE

Figure 9.1 Execute-in-a-Box Program

When you have looked around enough you are ready to put the next instruction in the box. At the beginning of a sequence of instructions, you may want to set up initial values for the registers by setting the corresponding memory locations.

One restriction you must observe: avoid placing a branch or jump instruction in the box. Such an instruction would allow the processor to escape from the box, with unpredictable results. No problem though. Branches and jumps effect only the sequencing of instructions, which you are handling anyway, so you would leave them out of any sequence of instruction you were executing step by step.

Think of memory (RAM) as divided into blocks of 256 bytes each. These blocks are called pages. The high byte of an effective address can be considered as identifying a page, and the low byte as identifying a location within the page. The first page in memory has the identifying number ØØ (zero) and is therefore known as the zero page. By having an opcode for a zero page addressing mode, the processor can be told to supply a zero for the left byte of the effective address and the zero byte can be left out of the program. This saves memory space and the execution cycle time it would take to fetch the zero byte from memory. This feature makes zero page memory locations very valuable. The zero page indexed addressing modes work just as you would suspect. The carry from the indexing sum is added to the zero byte supplied by the processor to form the left byte of the effective address.

To load the "execute-in-a-box" program shown in Figure 9.1, type the following (remember "*" stands for Return):

.ØØDØ/A5*FØ*48*A6*F1*A4*F2*A5*F3*28*

EA*EA*Ø8*86*F1*84*F2*85*F3*

68*BA*86*FF*85*FØ*4C*47*FE.

To run the program, simply type .00D0G.

The program will return to the Monitor address mode after executing the instruction located at \$DA-\$DC. This makes it easy to explore the effect of any instruction on the X, Y, A and S internal 6502 registers. You may experiment by inserting opcodes of various instructions into locations \$DA-\$DC, running the program and examining locations \$FØ-\$FA to determine that instructions effect on the 6502's internal registers.

As an example, suppose we want to simulate "good listener" instruction by instruction. We might preset registers X and A by

.ØØF1/ØØ .ØØF3/2B or .ØØF1/ØØ**2B

and then insert

STA \$D146

in the box and execute "execute-in-a-box," with

.ØØDA/9D*46*D1.ØØDØG

then examine \$D146 to see if it changed.

We are not ready to fully explain the "execute-in-a-box" program now, but one important feature we can consider now is the zero page addressing mode used to access the data beginning at \$00F0 (SAVE).

Load the program and try it out. It may be your best friend when you are trying to find out what is going on in some other program.

START WAVING YOUR FLAG

Decisions are implemented in programs by branch instructions. In these instructions, the test of a condition determines whether or not the program counter is loaded with a new value. In the 65\(\text{02} \), branching is controlled by a set of one-bit registers called flags. The important flags for branching are given the symbolic names N, V, Z and C by 62\(\text{02} \) programmers. They are known as the negative (N), overflow (V), zero (Z), and carry (C) flags.

Flags are set (to 1) and cleared (to 0) by the action of instructions. In fact, programmers need to know how each instruction affects the flags. Look at the Figure 8.1 summary of the 6502 move instructions. The letters at the right indicate when the corresponding flag is affected by the instruction. If you know that an operation affects a certain flag, you'll know whether it sets or clears the flag, because flags have consistent, easy-to-learn meanings. Interpret the N, V and Z flags as follows:

N = 1 means the result is negative (Ø means positive or zero)

V = 1 means the result is invalid (more about this later)

Z = 1 means the result is zero

ح

The carry flag represents the carry bit or some other one-bit extension of the result. As we go through more of the instruction set you will see how useful the carry bit extension is.

MNEMONIC	EXPLANATION			OPCO	ODE			AD	DRES	S MODE
•				OPCODE						
BCC	Branch if carry is clear (C =	= Ø)		90)				Rela	tive
BCS	Branch if carry is set			BØ)				Rela	tive
BEQ	Branch if equal $(Z = 1)$			FØ)				Rela	tive
BNE	Branch if not equal $(Z = \emptyset)$			DØ)				Rela	tive
ВМІ	Branch if minus $(N = 1)$			30)				Rela	tive
BPL	Branch if plus			10)				Rela	tive
JMP	Unconditional jump			40	;			-	Absolute	
POR ABAGO	WARD JUMP SUBTAGE	For Tol		60 MBER	2				Indir	ect
METER THE	OPEODE *	GG FOR THE	72:32		DRES	s мо	DE			
FOR AFORWAR	D JUMP TAKE THEN	CM30	TR.	•			×			
OF BYTES YOU	WANT TO JUMP STARTS	veig.	te	age			page,X			
FROM METER	EXPLANATION	ěď	absolute	zero page	Š	(ind),Y	ă	×	>_	
MNEMONIC	EXPLANATION	Ē	ps	ē	(X'pui)	ind	zero	abs,X	abs,Y	EI ACC
MINEMONIC	EXPLANATION			~~~~						FLAGS
CMP	Set flag by A - Memory	C9	CD	C5	C1	D1	D5	DD	D9	N,Z,C
CPX	Set flag by X - Memory	ΕØ	EC	E4						N,Z,C
CPY	Set flag by Y - Memory	СØ	СС	C4						N,Z,C

START CONTING THE Figure 10.1 6502 Branch and Compare Instructions

OF THE BRANCH INSTRUCTION

(COUNT THE OPLODE AS ABITE)

LIMETERAND INSTRUCT

Figure 10.1 summarizes the 6502 branch instructions. The conditional branch instructions check for a particular flag condition and loads the program counter if it is met. If the condition is not met, no branch occurs. The program counter simply advances to the next opcode. The conditional branches use the relative address mode. In this mode, a full effective address is loaded into the program counter with a new value formed from a single byte following the opcode. This is done by adding a single byte, the displacement byte, to the program counter. A negative instruction byte allows the processor to branch backwards in the program, as you can see happening in "good listener." More details on relative addressing will come up in the next section.

The mnemonic JMP is used for an unconditional branch or jump. No flag testing is involved and the branch is taken every time. Absolute, rather than relative, addressing mode is used. For an example, see "good listener." The absolute address 000D would have to be changed if "good listener" were moved to some other location in memory. It should always be the address of the instruction with the label REPEAT. If the symbolic program were given to an assembler program, the label REPEAT would be assigned the address as a numerical value. If the assembler is told where "good listener" is to be placed in memory, it will know the absolute address for the JMP instruction. The Monitor's machine code provides a good illustration of the JMP indirect mode shown in Figure 10.1. In indirect addressing, the address provided by the instruction is used to fetch the address of the operand. In the case of the JMP, the operand is the jump destination, the address to replace the program counter. When you depress the 'G' key, the Monitor branches to the machine language instruction 6C FE 00. Can you figure out what is in locations 00FE₁₆ and 00FF₁₆ when the Monitor is running? Elementary, my dear Watson. The answer is on page 23.

Some instructions are devoted to setting flags and do nothing else. The are called "compare" instructions. In the 6502 instruction set, compare instructions subtract a memory byte from the contents of a processor register and set the flags according to the result, leaving the operands unchanged. The 6502 compares are included in Figure 10.1. Many decisions represented by diamond boxes in flowcharts are implemented by a compare instruction, followed by a conditional branch.

When the distance between a branch instruction and the intended branch destination is too great for one byte, the JMP instruction with its absolute address mode can come to the rescue. For example, in

CMP #_____BEQ AWAY,

if the location represented by AWAY is too far away, requiring too large a value for the displacement byte after the opcode FØ, then use

BNE SKIP

JMP AWAY

SKIP

There are all sorts of interesting variations to be made in "good listener," based on recognizing a particular character as a command. For example, one could have "good listener" return to the address mode of the Monitor on command. In the Monitor you could change the location or length of the display line, then restart "good listener." This version could be used to compose character pictures on the screen. For your JMP into the Monitor, FE43₁₆ is a good address, but remember to reverse the bytes. For the compare instruction to recognize the new command you'll need the ASCII code for the command's key. If necessary, you can call upon the binary display program of Section 4, or consult the appendix.

Another idea is to have "good listener" advance the display area to a new line, all by itself, on command. After all, the line location in the program is in RAM when the program is loaded and can be treated as variable data.

When making a change in a program, the insertion of instructions changes the location of instructions following the insertion point. Most instructions are not affected by such relocations, but some are. Absolute address mode instructions may have to be adjusted. In relative addressing, any insertion or deletion between a branch instruction and its branch destination effects the displacement byte following the branch opcode. Watch your step when making changes. Bugs are easier to prevent than to find.

When executing in a box with the program of Figure 9.1, you can follow the changes in the flags. The program restores and saves all flags in location $\emptyset\emptyset F\emptyset_{16}$, in the binary format

7	6	5	4	3	2	1	Ø
N	V					Z	С

For example, if the Monitor command .00F0 displays A6 in the data display, then the binary code 1010 0110

reveals that N = 1, $V = \emptyset$, Z = 1, $C = \emptyset$ at that point.

^{*}Answer: ØØFE,ØØFF contain the display address.

A TOTAL MYSTERY

How about a little challenge? Load the following program, double check the loading and start the execution.

LOCATION	PROGRAM
.ØØØØ/	D8*A9*ØØ*85*FF*85*FE*85*
ØØØ8	FC*2Ø*ED*FE*C9*2B*DØ*Ø9*
ØØ1Ø	A5*FE*18*65*FC*5Ø*36*7Ø*
ØØ18	ØB*C9*2D*DØ*24*38*A5*FE*
ØØ2Ø	E5*FC*5Ø*29*A2*Ø3*B5*54*
ØØ28	9D*DØ*DØ*CA*1Ø*F8*2Ø*ED*
ØØ3Ø	FE*C9*ØD*DØ*F9*A2*Ø3*A9*
0038	20*9D*D0* D0*CA*10*FA*30*
ØØ4Ø	CØ*2Ø*93*FE*3Ø*C3*A2*ØØ*
ØØ48	20*DA*FE*50*02*85*FE*20*
ØØ5Ø	AC*FE*DØ*B5*54*49*4C*54
.ØØØØ G	

Now key-in data and try to discover what the program does. Here are vital clues: the program reacts only to the hexadecimal digits Ø-F, the signs '+' and '-', and the 'RETURN' key. The 'RETURN' key is ignored at one point but is vital at another.

You will find an explanation of the program, starting on the next page, but don't spoil the fun by peeking. Try all sorts of input, watch and record what happens, make guesses and test them. There is a special message which can appear but it goes away. The program loops forever.

Bumfuzzled? If so, here is some information that may clear things up. Do the results you cannot explain involve data having a left hexadecimal digit of eight or greater? To the 65\(\textit{D} \)2 processor, such binary codes represent negative numbers. Try starting with a zero and subtracting a positive value, one that reads \$7F (a "\$" preceding a number indicates hexadecimal) or less. The result represents the negative number of the same size. Perhaps now you can explain everything the program is doing, before looking at the flowchart of Figure 11.1, which revals all. Try to determine the largest positive sum and the smallest negative sum that can be obtained.

There are many ways to represent negative numbers in binary codes. For binary integer arithmetic, most computers use the system that the 65\(\text{0} \)2, the one illustrated by the mystery program. It is called two's complement representation. To change the binary representation of a number to the two's complement negative, you first change every bit to its opposite value. This is referred to as complementing the bits. Then add 1 (one) to the result. Since the process amounts to changing the sign of a number, repeating it should produce the original binary code. Does it?

Two's complementing can be done directly in hexadecimal. Replace each hex digit by a complement digit that you obtain by subtracting the original digit from 15₁₀. This does the complementing. Then add 1 (one) to the result.

Trace through the flowchart of Figure 11.1 and try out any parts you did not get into with your blind exploration of the program. The flowchart shows something important about two's complement representation. There are no tests in the algorithm to determine the sign of the data values. With two's complement representation, positive and negative values are processed in exactly the same way.




Figure 11.1 Flowchart for "Total Mystery"

Did you get the 'TILT' message? It appears when the overflow flag is set by the add or subtract operations. In either case, the message means that the correct result cannot be represented in one byte.

Now that we have reached two's complement, we can understand the 65\(\textit{0} \)2 backward branches in relative addressing. In the Figure 7.3, coding of "good listener," the test for the end of the loop is

BNE FILL

The reference to the label FILL is assembled as \$F5, the two's complement representation of a negative displacement. In the execution of the instruction, the program counter is first advanced to \$000D, then the negative byte \$F5 is expanded to a 16-bit representation of the same number and is added to the updated value of the program counter to produce

as the branch destination. The addition is ordinary garden-variety binary addition whether the displacement is negative or positive. Does the backward branch to MOVE work the same way?

A LOOP YOU CAN COUNT ON

In the "good listener" code of Figure 7.3, there are three loops. One pair of loops is nested, one within the other. Two of good listener's loops are controlled by counters to execute a prescribed number of times. The index register X is used as the loop counter within each of these counting loops.

Figure 12.1 shows the usual arrangement of the parts of a counting loop. The body of the loop is the part that is repeated. It is a set of instructions that may contain other loops. The loop counter is given an initial value outside of the loop. Within the loop it is incremented or decremented until it reaches some test value. The test value may be a constant or a variable, depending on when the number of times through the loop is determined.




Figure 12.1 Parts of a counting loop

Many a program bug has hatched when the programmer forgot to initialize the loop counter or chose the wrong test value or branch instruction, causing the loop body to be executed the wrong number of times. A wise precaution is to double check immediately after coding a loop to see what values the loop counter will have on the first and last executions of the body. If undetected, this kind of bug crawls off into some other part of the program and causes something apparently unrelated to go awry. A good way to save yourself a lot of effort looking for bugs of this type is to make it a practice to play processor with a new program, going through it instruction by instruction, calculating the changes that take place and looking for surprises. Programmers call this desk checking because it is done at the desk and not on the computer. You can play processor with "execute-in-a-box."

The 6502 instructions for incrementing and decrementing are shown in Figure 12.2. The index registers X and Y make the best loop counters, but a way is provided to use a memory cell as a counter as well. The reason is that with

loops nested within one another, so that several are repeating at one time, an index register would not be available to control each loop. X and Y are preferred as loop counters, primarily because of their ability to access data through indexing. As loop bodies are repeated, the algorithm is often moving through blocks of data in a systematic way. Why do you suppose that increment and decrement instructions are not provided for the accumulator? Generally, it would be occupied with something in the body of the loop and not be available as an index register or loop counter.

			ADDRES	S MODE	S	
MNEMONIC	EXPLANATION	absolute	zero page	zero page,X	absolute,X	FLAGS
DEC	Decrement memory by 1	CE	C6	D6	DE	N,Z
INC	Increment memory by 1	EE	E6	F6	FE	N,Z
DEX	Decrement X by 1	CA		Implied		N,Z
DEY	Decrement Y by 1	88		Implied		N,Z
INX	Increment X by 1	EB		Implied		N,Z
INY	Increment Y by 1	C8		Implied		N,Z

Figure 12.2 Counter Increment and Decrement Instruction

You probably noticed that the increment and decrement instructions affect the flags N and Z. This makes it possible to detect when a loop counter reaches a zero or negative value without a compare instruction. When you have a choice, it may be better to count backwards to take advantage of this feature. As an example, look at the program of Figure 12.3 which displays all the graphic symbols with a given high (left) hexadecimal digit in their codes. With this program you can rapidly survey the graphic symbols available to your computer.

; USER KEYS HEX DIGIT, D, PROGRAM DISPLAYS ALL GRAPHICS, DK

; WHERE K IS A HEX DIGIT

ØØØØ	2Ø	ED	FE	BEGIN	JSR	\$FEED	;	GET A KEY
ØØØ3	2Ø	93	FE		JSR	\$FE93	;	STRIP TO HEX DIGIT
ØØØ6	ЗØ	F8		;	ВМІ	BEGIN	;	IGNORE NON-DIGITS
øøø8	ØΑ				ASL	Α		
øøø9	ØΑ				ASL	Α		
ØØØA	ØΑ				ASL	Α		
ØØØB	ØΑ				ASL	Α		
øøøc	85	1B			STA	TEMP	;	SAVE
øøøз	A2	ØF			LDX	#15	;	INITIALIZE COUNTER
ØØ1Ø	88			LOOP	TXA		;	COUNT TO A FOR LOW DIGIT
ØØ11	Ø5	1B			ORA	TEMP	;	APPEND HIGH DIGIT
ØØ13	9D	46	D1		STA	\$D146,X	;	STORE IN DISPLAY LINE
ØØ16	CA				DEX		;	INCR, TEST
ØØ17	1Ø	F7			BPL	LOOP .	;	DISPLAY LOADING
ØØ19	3Ø	E5			BMI	BEGIN	;	WAIT FOR ANOTHER INPUT
ØØ1B					TEMP			

To enter this program, type:

.ØØØØ / 2Ø*ED*FE*2Ø*93*FE*3Ø*F8*

ØA*ØA*ØA*ØA*85*1B*A2*ØF*

8A*Ø5*1B*9D*46*D1*CA*1Ø*

F7*3Ø*E5—*—.

The blanks at \$001B are determined by where you locate TEMP. For example, to locate TEMP at \$D400, put 00 and D4 in the blanks.




Figure 12.3 A graphics display program

In the algorithm, it doesn't matter which order the graphic codes are loaded into display locations, so they are loaded right-to-left, decreasing order. The BPL instruction allows a repeat of the body of the loop with $X = \emptyset$. A BNE instruction would make the X = 1 iteration the last. The BMI instead of the JMP is a trick to save a byte of program. TEMP is assigned a byte at the end of the program instructions.

If you are looking for a programming challenge involving counting loops, you could attempt a program to produce the same output as this one, but with the displayed symbols arranged in a table of four rows by four columns, with single blank spaces between all of the symbols.

A STACK OF LETTERS

Beware. You are in Section 13. To avoid bad luck while in this section, spell 'abracadabra' backwards. Use the program of Figure 13.1. This program will save a word in memory without letting you see it until you depress the space bar. Then it moves the word into the display area in reverse order. Without modification, the program allows up to 256 characters in an input word.

;BACKWARDS SPELLER: ENTER A WORD, FOLLOWED BY A BLANK.

THE WORD THEN APPEARS, BACKWARDS.

;TO ERASE, PRESS ANY KEY, THEN START A NEW WORD.

ØØØ	Ø A	2	4Ø		GO	LDX	#64	;	LONGEST WORD
ØØØ	2 A	9	2Ø		GO	LDA	# C'		
ØØØ	4 9	D	45	D1	BLA	STA	\$D145,X	;	BLANK OLD WORD
ØØØ	7 C	A				DEX			
ØØØ	8 D	Ø	FA			BNE	BLA	;	TEST LEAVES X=Ø
ØØØ	A 2	Ø	ED	FE	BUILD	JSR	\$FEED	;	GET A LETTER
ØØØ	D C	9	2Ø			CMP	#C'	;	IF A BLANK
ØØØ	F F	Ø	Ø4			BEQ	DUMP	;	WORD ENDS
ØØ1	1 4	8				PHA		;	IF NOT, PUSH IT
ØØ1	2 E	8				INX		;	COUNT PUSHES
ØØ1	3 D	Ø	F5			BNE	BUILD	;	RETURN FOR ANOTHER
ØØ1	5 A	Ø	ØØ		DUMP	LDY	#Ø	;	INDEX FRONTWARDS
ØØ1	7 6	8			POP	PLA		;	POP A LETTER
ØØ1	8 9	9	46	D1		STA	\$D146,Y	;	SPELL IT OUT
ØØ1	в с	8				INY		;	NEXT LETTER POSITION
ØØ1	c c	Α				DEX		;	COUNT POPS
ØØ1	D D	Ø	F8 -			BNE	POP		
ØØ1	F 2	Ø	ED	FE		JSR	\$FEED	;	DELAY BLANKOUT UNTIL NEXT KEY
ØØ2	2 4	С	ØØ	ØØ		JMP	GO	;	IS PRESSED ON RELEASE, REPEAT

Figure 13.1 The Backwards Speller

This little trick can be coded a number of ways on the 6502, but our program uses a feature of this processor that we have not yet considered, the stack pointer. A stack is a type of data structure, an arrangement of data that provides access to an item of data in a particular way. The stack provides last-in first-out (LIFO) access, meaning that it makes available one item at a time, and the available item is the latest one that was placed on the stack. Take that item from the stack and the previously entered item becomes available.

In computer terminology, the available item is called the top of the stack. The operation of placing an item on the stack is a push; removal of an item is a pop or a pull. The backwards speller pushes characters on the stack as you

enter them, then pulls them all when it sees a blank. They come out in reverse order.

In the 6502, each item on the stack is a byte of information. The data on the stack is not kept in the processor but in memory. The processor has a one-byte register called the stack pointer, S. The stack pointer contains the location of the top of the stack. A value of 1 (one) is always used as the page number in stack operations, so the stacked data is always contained in page one of memory (the second block of 256 bytes). A push involves writing the byte into the page one memory byte specified by the stack pointer and decrementing the stack pointer. A pull involves incrementing the stack pointer and reading the byte from the page one memory byte specified by the stack pointer.

Figure 13.2 shows several 65\(\text{0} \)2 stack instructions. The first group is used to access the stack. In the second group, the TXS instruction is the means provided to set the stack pointer to its initial value. In your system, the Monitor has taken care of that, so a TXS need not appear in your programs. Whenever a program uses the stack, it should pull from the stack just what it pushed, no more and no less. This leaves the stack in its beginning state. The backwards speller uses a loop counter to see that this is done.

MNEMON	IIC EXPLANATION	OPCODE	ADDRESS MODE	FLAGS
·PHA	Push A onto the stack	48	Implied	None
PHP	Push flags onto the stack	Ø8	Implied	None
PLA	Pull from the stack into A	68	Implied	N,Z
PLP	Pull from the stack into flags	28	Implied	All
TSX	Copy stack pointer into X	BA	Implied	N,Z
TXS	Copy X into stack pointer	9A	Implied	None

Figure 13.2 Explicit 65Ø2 Stack Operations

The "execute-in-a-box" program of Section 9 takes advantage of available stack operations to keep track of changing flags. The set of flags is considered collectively as a register, P, which can be pushed or pulled from the stack. That represents the 65\(\text{0} \)2's only access to the flags as a group. Once on the stack, a pull into the accumulator is a means of transferring the flags to a memory cell for your inspection.

You are allowed to use push and pull operations within the "execute-in-a-box" program because the segments of the program before and after the box leave the stack as they found it. The TSX instruction is used after the contents of X have been saved, to allow you to follow changes in the stack pointer contents.

IT'S THE SAME OLD ROUTINE

You must have noticed the same instruction occupying an important spot in "good listener," the graphics display and backwards speller, namely

JSR \$FEED

From the remarks in the programs, the effect of the instruction appears to be to put the ASCII code for the next key depressed into the accumulator. Have you tried executing this instruction in a box yet? When you put the code 20 ED FE in the box and execute the program, there is no return to the Monitor, as usual. That is, not until you depress a key and release it. It's an extraordinary instruction that can make the processor wait around all day until you depress that key, isn't it?

To tell the truth, the JSR doesn't do all this. Rather, it branches to a sequence of instructions that does. The set of instructions is called a closed subroutine or simply, a subroutine. The processor begins to execute code starting at \$FEED, continuing until it encounters the opcode \$60. (RTS) Then, magically enough, it branches right back to the instruction following the JSR instruction. With this information and the help of Figure 14.1, you can do some detective work and figure out what the subroutine at \$FEED really does.

Figure 14.1 is a disassembly table. Take the hexadecimal code in a location and select a row in the table by the left digit and a column by the right digit. If the code is an opcode, the row and column intersection will show the operation and the addressing mode. What makes it fun is that now you must find which bytes represents the next opcode, and the correct interpretation of the bytes in between. Happy hunting!

Where the subroutine at \$FEED appears to be reading a memory location, it is not a memory location at all. It is what is called a port, a connection to an input or output device. In this case, it is an input device, the computer's keyboard. There is a signal transmitted to the port when a key is depressed. When all keys are released, the data received through the port is loaded into the accumulator.

A program containing a JSR is said to call the subroutine starting at the branch address in the instruction. The JSR makes provisions for returning the processor to the calling program. It does so by pushing the value contained in the advanced program counter onto the stack before replacing it to execute the branch. The pushed address is called the return address. A subroutine may contain any number of return instructions, written as a mnemonic RTS in the symbolic form of the subroutine. When the RTS (\$60) is encountered, the return address is pulled from the stack into the program counter producing the branch to the point immediately after the JSR instruction.

When are subroutines useful? Primarily, when the same processing is needed in more than one place. "Good listener," for example, reads the next key-in in two places. The single copy of the processing code is executed wherever it is needed. Subroutine calling is an important feature that multiplies the power of computer systems. Collections of subroutines can be built to carry out frequently used functions in users' programs.

Figure 14.2 describes some of the subroutines in the Monitor. The display subroutine at \$FEAC can be used to make an improvement in "execute-in-a-box" without adding much to its length. When storing register contents in \$00F0 through \$00F4, also store key register contents in \$00FC, \$00FE and \$00FF. Or, replace a key memory location in the simulated program by one of these addresses. When "execute-in-a-box" returns to the Monitor, a call to \$FEAC is the first instruction executed, so the display of desired trace data is automatic.

OPCODE TABLE

rsd						,							Г
	es.	,	7	3 4	5	9	7	6	<	ВС	Ω	ш	Ĺ,
MSD							_						
0	BRK	ORA-IND,X			ORA-Z, Page	ASL-Z, Page	Б	PHP ORA-IMM	AST-A		ORA-ABS	ASL-ABS	
-	BPL	ORA-IND,Y			ORA-Z, Page, X	ASL-Z, Page, X	ರ	CLC ORA-ABS,Y			ORA-ABS,X	ASL-ABS,X	
2	JSR	AND-IND,X		BIT-Z, Page	AND-Z, Page	ROL-Z, Page	P	LP AND-IMM	ROL-A	BIT-ABS	AND-ABS	ROL-ABS	
3	BMI	AND-IND,Y			AND-Z, Page, X	AND-Z, Page, X ROL-Z, Page, X	SE	EC AND-ABS,Y			AND-ABS,X	ROL-ABS,X	
4	RTI	EOR-IND,X			EOR-Z, Page	LSR-Z, Page	P	PHA EOR-IMM	LSR-A	JMP-ABS	EOR-ABS	LSR-ABS	
2	BVC	EOR-IND,Y			EOR-Z, Page, X	LSR-Z, Page, X	Ü	CLI EOR-ABS,Y			EOR-ABS,X	LSR-ABS,X	
9	RTS	ADC-IND,X			ADC-Z, Page	ROR-Z, Page	PI	PLA ADC-IMM	ROR-A	JMP-IND	ADC-ABS	ROR-ABS	
7	BVS	ADC-IND,Y			ADC-Z, Page, X	ADC-Z, Page, X ROR-Z, Page, X	S	SEI ADC-ABS,Y			ADC-ABS,X	ROR-ABS,X	
∞		STA-IND,X		STY-Z, Page	STA-Z, Page	STX-Z, Page	Ω	DEY	TXA	STY-ABS	STA-ABS	STX-ABS	
6	BCC	STA-IND,Y		STY-Z, Page,	STY-Z, Page, X STA-Z, Page, X	STX-Z, Page, Y	Ţ	TYA STA-ABS,Y	TXS		STA-ABS,X		
Y	LDY-IMM	LDA-IND,X	LDX-IMM	LDY-Z, Page	LDA-Z, Page	LDX-Z, Page	Ţ,	AY LDA-IMM	TAX	LDY-ABS	LDA-ABS	LDX-ABS	
В	BCS	LDA-IND,Y		LDY-Z, Page,	LDY-Z, Page, X LDA-Z, Page, X LDX-Z, Page, Y	LDX-Z, Page, Y	Ü	CLV LDA-ABS,Y	TSX	LDY-ABS,X	X LDA-ABS,X	LDX-ABS,Y	
၁	CPY-IMM	CMP-IND,X		CPY-Z, Page	CMP-Z, Page	DEC-Z, Page	4	INY CMP-IMM	DEX	CPY-ABS	CMP-ABS	DEC-ABS	
Ω	BNE	CMP-IND,Y			CMP-Z, Page, X	CMP-Z, Page, X DEC-Z, Page, X	Ü	CLD CMP-ABS,Y			CMP-ABS,X	DEC-ABS,X	
ш	CPX-IMM	SBC-IND,X		CPX-Z, Page	SBC-Z, Page	INC-Z, Page	4	INX SBC-IMM	NOP	CPX-ABS	SBC-ABS	INC-ABS	
11.	BEQ	SBC-IND,Y			SBC-Z, Page, X	SBC-Z, Page, X INC-Z, Page, X	SE	SED SBC-ABS,Y			SBC-ABS,X	INC-ABS,X	

LSD-Least Significant Digit MSD-Most Significant Digit

Figure 14.1 6502 Disassembly Table

ENTRY	EFFECT REGISTERS	EFFECT
\$FE93	Α	Replaces ASCII hexadecimal digit with its binary value, $N=\emptyset$
		If not a digit, returns \$80 and N=1
\$FEAC	A,X,Y	Displays as hexadecimal digits LLLL DD the contents of ØØFF and ØØFE (LLLL) and ØØFC (DD)
\$FECA	A,Y	Stores the ASCII code for the right hexadecimal digit A in LLLL,Y and increments Y by 1
\$FEDA	A,Y	Shifts right digit of A into ØØFD,X and ØØFC,X as shown. Clears A,Y
\$FEE9	Α	Get next ASCII character from keyboard or UART, depending on location ØØFB

Figure 14.2 Some Useful Monitor Subroutines

EXTENDING THE MYSTERY

It's time to come forward with the whole story on the "total mystery" program of Section 11. Since "total mystery" calls many monitor subroutines, it seemed only right to keep its workings under wraps until the subroutines were explained. Now Figure 15.1 exposes all of total mystery's secrets.

TOTAL MYSTERY

ØØØØ	D8			BEGIN	CLD		;	CLEAR DECIMAL MODE
ØØØ1	Α9	ØØ		REPEAT	LDA	#Ø	;	CLEAR LLLL, DD DISPLAY
ØØØ3	85	FF			STA	\$FF		
ØØØ5	85	FE			STA	\$FE		
ØØØ7	85	FC			STA	\$FC		
øøø9	2Ø	ED	FΕ	GET	JSR-	\$FEED	;	GET KEY
ØØØC '	. Ca	2B			CMP	#\$2B	;	A '+'?
ØØØE	DØ	Ø9			BNE	NEG	;	NO, TEST FOR MINUS
ØØ1Ø	A5	FE			LDA	\$FE	;	FOR
ØØ12	18				CLC		;	YES, CLEAR CARRY
ØØ13	65	FC			ADC	\$FC	;	ONE-BYTE ADD
ØØ15	5Ø	36			BVC	STORE	;	NO OVERFLW, STORE AND DISPLAY
ØØ17	7Ø	ØB			BVS	TILT		
ØØ19	C9	2D		NEG	CMP	#\$2D	;	A '-'?
ØØ1B	DØ	24			BNE	DIG	;	NO, TEST FOR DIGIT
ØØ1D	38				SEC		;	SET CARRY
. ØØ1E	A5	FE			LDA	\$FE	;	•
ØØ2Ø	E5	FC			SBC	\$FC	٠;	ONE-BYTE SUBTRACT
ØØ22	5Ø	29		•	BVC	STORE	;	NO OVRFLW, STORE AND DISPLAY
ØØ24	A2	ØЗ		TILT .	LDX	#3		
ØØ26	B5	54		MLP	LDA	MESS,X	;	WRITE MESSAGE TO DISPLAY
ØØ28	9D	DØ	DØ		STA	\$DØDØ,X		-
ØØ2B	CA				DEX			
ØØ2C	10	F8			BPL	MLP		
ØØ2E	20	ED	FE	WAIT	JSR	\$FEED	;	WAIT FOR RETURN KEY
ØØ31	C9	ØD			CMP	#\$ØD		

ØØ33	DØ	F9		BNE	WAIT			
ØØ35	A2	ØЗ			LDX	#3		-
ØØ37	Α9	2Ø			LDA	#\$2Ø	;	CLEAR MESSAGE
ØØ39	9D	DØ	DØ	ERASE	STA	\$DØDØ,X		
ØØЗС	CA				DEX			
ØØ3D	1Ø	FA			BPL	ERASE		
ØØЗF	3Ø	CØ			ВМІ	REPEAT		
ØØ41	2Ø	93	FE	DIG	JSR	\$FE93	;	STRIP TO DIGIT
ØØ44	ЗØ	СЗ			вмі	GET	;	IF NOT A DIGIT, IGNORE
ØØ46	A2	ØØ			LDX	#Ø		
ØØ48	2Ø	DA	FE		JSR	\$FEDA	;	ROLL DIGIT INTO DD
ØØ4B	5Ø	Ø2			BVC	DISP		
ØØ4D	85	FE		STORE	STA	\$FE	;	STORE RESULT IN LLLL+1
ØØ4F	2Ø	AC	FE	DISP	JSR	\$FEAC	;	DISPLAY LLLL DD, CLEAR Z
ØØ52	DØ	B5			BNE	GET		
ØØ54	54	49		MESS	.BYTE	'TILT'		
ØØ56	4C	54						

Figure 15.1 The Total Mystery Program

The heart of "total mystery" is the add and subtract instructions ADC and SBC. Since they are the basis of all arithmetic processing on the 65\(\text{0} \)2, an ample set of addressing modes is provided for these instructions, as seen in Figure 15.2. Addition and subtraction are carried out in the 65\(\text{0} \)2 by loading the accumulator, then using ADC or SBC to form the sum or difference in the accumulator. The carry flag gets in on the act: ADC sums accumulator, operand byte and carry flag. SBC subtracts the operand from the accumulator and adds in the complement of the carry as a "borrow." To get a correct one-byte addition, you must make sure that the carry flag is cleared beforehand. An instruction CLC is available to do this. It was not necessary in "total mystery" because the compare instruction at \$\(\text{0} \text{0} \)1C clears the carry flag so that no borrow is assumed. The SEI instruction of Figure 15.2 serves that purpose.

				ADI	DRESS	S MOD	ES			
MNEMON	NIC EXPLANATION	immediate	absolute	zero page	(ind,X)	(ind),Y	zero page,X	absolute,X	absolute Y	FLAGS AFFECTED
ADC	Add with carry to accumulator	69	6D	65	61	71	75	7D	79	NZCV
SBC	Subtract with carry from accumulator	E9	ED	E 5	E1	F1	F5	FD	F9	NZCV
CLC SEC	Clear carry flag Set carry flag	18 38	lmpli Impli							C=Ø C=1

Figure 15.2 Add and Subtract and Carry Flag Set Up

The reason for involving the carry flag in ADC and SBC is to enable addition and subtraction to be extended to numbers larger than one byte. Starting at the rightmost byte of the numbers, the value of C, resulting from each addition or subtraction represents the carry or borrow required into the next byte to the left.




Figure 15.3 Extending Total Mystery to Two-Byte Arithmetic

Figure 15.3 shows how to extend the "total mystery" program to two-byte arithmetic. The carry produced by adding \$00FE and \$00FC contributes to the sum of \$00FF and \$00FD. The overflow flag has meaning only when the most significant, or leftmost, bytes of the numbers have been processed. The arrangement of the numbers in memory may not seem very natural to you. It is done this way in order to make use of the Monitor subroutines at \$FEAC and \$FEDA. A more natural arrangement is illustrated in the subroutines of Figure 15.4. Can you assemble machine language versions of these routines?

; ADD INTEGERS IN BYTES LONG, STARTING AT \$EØ AND \$E8 ; WORKS FOR N UP TO 8. ; CALL WITH X=N-1. AFFECTS A.

ADDN CLC 18 ANLP LDA \$EØ,X B5 EØ ADC \$E8,X 75 E8 STA \$EØ,X 95 ΕØ DEX CA **BPL ANLP** 1Ø F7 6Ø RTS

; UNSIGNED ADD, OF A TO N-BYTE ACCUMULATOR AT \$EØ ; CALL WITH X=N-1.

ADD1 CLC 18 A1LP ADC \$EØ,X 75 ΕØ STA \$EØ,X 95 ΕØ CA DEX A9 ØØ LDA #Ø BØ F7 BCS A1LP 6Ø RTS

Figure 15.4 Two Subroutines for N-Byte Addition

BIT BY BIT

The 6502 processor can address bytes, but not bits within a byte. Two groups of instructions handle information at the bit level: shift instructions move bits to where they are needed, and bit logical instructions operate on bits individually.

6502 shift instructions are illustrated in Figure 16.1. The byte contents of the accumulator, or a memory cell, can be shifted one bit position, left or right. The carry flag acts as an extension of the shifted byte, receiving the bit value shifted out of the byte. The ASL and LSR instructions bring a cleared bit into the opposite end of the byte. The rotate instructions bring in the previous value of the carry flag. Generally, "arithmetic" shifts are those that produce multiplication or division by two, for both positive and negative values. Since shifting right to divide by two would not work for two's complement negative values, the right shift is called a logical shift rather than an arithmetic shift.

•	-		ADDR	ESS I	MODE	S	
		lute	Zero Page	Accumulator	Page, X	×	
DIAGRAM	MNEMONIC	Absolute	Zero	Accu	Z Pa	Abs,	FLAGS
	ASL	ØE	Ø6	ØΑ	16	1E	N,Z,C
Ø-\	LSR	4E	46	4A	56	5E	N=Ø,Z,C
נְּשׁׁשׁׁ	ROL	2E	26	2A	36	3E	N,Z,C
	ROR	6E	66	6A	76	7E	N,Z,C

Figure 16.1 Shift instructions

The binary display program of Section 4 is based on shift instructions, using them to extract and use one bit of the displayed value at a time. The symbolic form is shown in Figure 16.2.

; BINARY DISPLAY PROGRAM OF SECTION 4

	2Ø	ED	FΕ	LOOP	JSR	\$FEED	;	GET A KEY
	85	FØ			STA	\$FØ	;	SAVE IN \$FØ
	Α9	18			LDA	#\$18	;	HEX 3Ø, SHIFTED RIGHT
	A2	Ø7			LDX	#7		•
	9D	D2	DØ	OUT	STA	\$DØD2,X	;	SET UP DISPLAY CELL
	66	FØ			RØR	\$FØ	;	GET NEXT BIT
	3E	D2	DØ		ROL	\$DØD2,X	;	SHIFT BIT IN, PRESERVE CARRY
	CA				DEX			•
,	1Ø	F5				OUT		
	ЗØ	EΑ			вмі	LOOP		

Figure 16.2 Binary Display Program

A logical shift right in the accumulator is central to the subroutine of Figure 16.3. This subroutine could prove useful in many places. For one, use it to improve "execute-in-a-box" so that it displays the flags, X, Y, A and S automatically. You can put the subroutine anywhere without changing any code. Subroutines with this property are called relocatable. The key to writing relocatable subroutines is to avoid absolute or zero page addressing modes referencing bytes within the subroutine.

: DISPLAY STARTS AT \$DØC6,Y

: USES \$FF FOR COUNTER

: NUMBER OF BINARY BYTES IN A

; HEX DISPLAY OF ZERO PAGE BINARY CODE STARTING AT X

```
BINARY BYTE COUNTER
            HEXTV
                     STA $FF
    FF
85
                                    GET BINARY BYTE
            LOOPH
                     LDA
                          $Ø,X
B5
    ØØ
                     LSR A
                                    SHIFT LEFT HEX DIGIT
4A
                                    TO RIGHT DIGIT
                     LSR A
4A
                     LSR A
4A
                     LSR A
4A
                                  : ASCII TO $DØC6,Y; INCREMENT Y
                     JSR $FECA
2Ø
    CA FE
                     LDA $Ø,X
                                    GET A FRESH COPY
B5
    ØØ
                                    RIGHT DIGIT ASCII TØ $DØC6.Y AND INC Y
                     JSR $FECA
                                    FOR GAP BETWEEN BYTES, INSERT INY HERE
                     NOP
                                    ADVANCE IN BINARY INPUT
E8
                     INX
                     DEC $FF
                                    COUNTING INPUT BYTES
C6 FF
                     BNE LOOPH
   EC
DØ
                     RTS
6Ø
```

Figure 16.3 Binary to Hexadecimal Display Subroutine

Normally you would put a subroutine somewhere beyond the first two pages of memory. Zero page locations are too valuable because any data in the zero page can be addressed with a single byte in the instruction. The stack

occupies page one of memory.

What happens when register Y is incremented beyond 255₁₀ or FF₁₆? It just starts over, right? You can take advantage of this to display several lines in "execute-in-a-box," letting the active line do a 'round robin' progression over the display.

And the second se

2

IT'S VERY LOGICAL

In most computers the individual bits within addressable units are operated on by a technique known as masking. A binary code called a mask selects the bits to be operated upon. The operations are called bit logical or simply, logical operations. Like most processors, the 65\(\text{0} \)2 provides bit logical operations for selectively clearing, setting and complementing bits.

In the logical operations, each bit of the mask interacts with the corresponding bit of the operand in the same position. The effects on operand bits are shown in Figure 17.1. The names AND and OR are rather universal names for these operations. EOR is short for exclusive or. The AND operation clears all bits in the operand selected by Ø's of the mask. The OR sets all bits selected by mask 1's, while the EOR complements them. Figure 17.2 covers the 6502 logical instructions and a special compare instruction (BIT) which uses the accumulator as a mask to select individual bits for setting the zero flag Z.

As an example, if the accumulator contains

10101100,

the instruction AND with 11110000 produces 10100000 in the accumulator, the instruction ORA with 11110000 produces 11111100 in the accumulator, the instruction ORA with 11110000 produces 11111100 in the accumulator, the instruction ORA with 00001111 produces 10101111 in the accumulator, the instruction EOR with 11110000 produces 01011100 in the accumulator, the instruction EOR with 00001111 produces 10100011 in the accumulator.




Figure 17.1 The Effect of Logical Operations

ADDRESS MODES

MNEN	ONIC EXPLANATION	immediate	absolute	zero page	(X'pui)	Y,(bni)	zero page,X	abs,X	abs,Y	FLAGS
AND	AND accumulator and memory mask	29	2D	25	21	31	35	3D	39	N,Z
ORA	OR accumulator and memory mask	Ø9	ØD	Ø5	Ø1	11	15	1D	19	N,Z
EOR	EXCLUSIVE-OR accumulator and memory mask	49	4D	45	41	51	55	5D	59	N,Z
BIT	Test memory by accumulator mask	2C - 24 -		olute page		N =	1 other		n bit	ý = Ø

Figure 17.2 65Ø2 Logical Instructions

Logical operations are important in many algorithms because they represent, very neatly, the combining of sets of objects to form new sets. Imagine that we have devoted one bit to each object. Then a set of objects is represented by a binary code in which '1' means 'belongs to the set.' Now the AND of two codes is the intersection of the sets, the objects belonging to both. OR the codes to get the union of the sets, the set of objects belonging to one or the other. EOR produces the union but eliminates objects in both sets.

The Monitor subroutine starting at \$FECA illustrates masking with logical instructions. It is called by the hexadecimal display subroutine of the last section. As Figure 17.3 shows, the subroutine constructs and stores the ASCII code for a hexadecimal digit contained in the right four bits of the accumulator. With your improved "execute-in-a-box," trace through the routine with some typical input data and confirm its behavior.

; DISPLAY AT \$DØC6,Y THE ASCII CODE

; FOR THE RIGHT NIBBLE OF A

: INCREMENTS Y

FECA	29 ØF	ASCII	AND.	#\$ØF	;	REPLACE LEFT NIBBLE
	Ø9 3Ø		ORA	#\$3Ø	;	BY '3'
	C9 3A		CMP	#\$3A	;	WAS IT Ø-9?
	30 03		ВМІ	STO	;	YES, NO ADJUST NECESSARY
	18		CLC	* ,	;	
	69 Ø7		ADC	#7	;	NO, ADD 7 FOR A-F ASCII
	99 C6 DØ	STO	STA	\$DØC6,Y	;	STORE IN DISPLAY LOCATION
	C8		INY		;	ADVANCE TO NEXT DISPLAY LOCATION
	6Ø		RTS			

Figure 17.3 Monitor Subroutine Featuring Logical Operations

HARDWORKING SUBROUTINES

Machine language programs take considerable effort to code and get working because they involve large numbers of instructions. On the other hand, they are the most machine efficient form of program. A good way to increase the power of a computer is to build a collection of machine language subroutines that can be combined in different ways to form executing programs. Some subroutines do commonly useful tasks which can be used in many programs. In writing such subroutines, it is important to keep them as general as possible. Avoid combining several processing tasks together into one subroutine, restricting it to fewer situations.

There are many ways to provide input data and locations for output data for subroutines. Input data can be left in processor registers. One example would be the Monitor subroutine at \$FE93, described in Figure 14.2. The input and output result are transmitted in the accumulator. Another useful example is the 'time delay' subroutine of Figure 18.1, with input data left in register X. It passes time by executing an inner loop 256 times and repeating this the number of times specified by X. Place calls to this subroutine in a program to slow down the action, so you can actually see something happening. If X is in use at the point of the desired delay, then you must save its contents somewhere before calling 'time delay' and restore its contents afterwards. The location \$90FD, which is wiped out by the call to 'time delay,' does not have to be initially set to any particular value before the call unless an exact time is required.

; TIME DELAY OF ABOUT 2265.X CYCLES

: CLEARS \$FD

EΑ	TIME	NOP	; EACH NOP ADDS 512 CYCLES TO THE LOOP
C6	FD	DEC \$FD	; 256 TIMES, AFTER THE FIRST
DØ	FB	BNE TIME	
88		DEX	; COUNTS EXECUTED LOOPS
DØ	F8	BNE TIME	
6Ø		RTS	

Figure 18.1 Time Display Subroutine

Another way of passing data to subroutines is illustrated in Figure 18.2. The address and length of the 'scroll' field are placed in zero page locations. The LDA and STA instructions use an addressing mode called indirect indexed, in which the instruction identifies the zero page location of the address of the scroll field, and the contents of Y are added to form the effective address of a byte in the field, the scroll field address is a two-byte address which can be changed to relocate the scroll field anywhere in the display. The scroll subroutine does a big part of good listener's task. See if you can rewrite "good listener" to use the scroll subroutine. Don't forget to load appropriate values into locations 00F8, 00F9 and 00FA.

You can experiment with the time delay subroutine by loading it and inserting the instructions



within the scroll subroutine's loop. Remember to subtract five from the relative addressing displacement in

BNE SHIFT

to adjust for the insertion. Adjust the immediate value loaded into X for a pleasing 'ripple' effect as you enter data.

; SHIFT DISPLAY FIELD LEFT, STORE A INTO RIGHTMOST	CHARACTER
; FIELD ADDRESS AT \$F9,\$F8,LENGTH-1 AT \$FA	

AFFECTS Y

. .

ΑØ	ØØ	SCROLL	LDY	#Ø		STRING POINTER
48			PHA		;	SAVE INSERT
C8		SHIFT	INY		;	1+1
B1	F8		LDA	(\$F8),Y	;	MOVE (I+1) ST POSITION
88	,		DEY		;	
91 .	F8		STA	(\$F8),Y	;	TO (I)TH POSITION
C8			INY		;	ADVANCE I
C4	FA		CPY	\$FA	;	LOOP TEST VALUE
DØ	F5		BNE	SHIFT	,	- Ng
68			PLA	1875	;	RESTORE AND
91	F8		STA	(\$F8),Y	;	INSERT INTO RIGHTMOST
60			RTS			

Figure 18.2 Character Scroll

7.1

1 to 1

1.0

TWO-WAY ARITHMETIC

Many computers can do decimal arithmetic directly, in addition to binary arithmetic. As you know, converting numbers between the binary and decimal number systems is not so easy. A program that receives decimal data and outputs decimal results, while doing all internal computations in binary, can have a lot of converting to do. Decimal arithmetic, though not as efficient as binary arithmetic, can be better in many situations as an alternative to conversions in both directions.

The 6502 processor has a switch that can be thrown to make add and subtract operations produce decimal, rather than binary results. In this mode of operation, byte operands which are valid BCD (Binary Coded Decimal) inputs are combined into valid BCD sums and differences, with the carry flag representing carries or borrows of ten. See Section 5 to review BCD. Although a ten's complement corresponding to the two's complement does exist for the representation of negative numbers, decimal arithmetic is usually done with positive numbers.

A decimal mode flag is the means of controlling the arithmetic mode of the processor and indicating which mode the processor is in. One-byte instructions set this flag to enter decimal mode and clear it to return to binary arithmetic. These instructions and the position of the decimal mode flag (D) in the P register which is pushed onto the stack by the PHP instruction, are shown in Figure 19.1

MNEMONIC	EXPLANATION	OPCODE	FLAGS
CLD	Clear Decimal Mode Flag	D8	$D = \emptyset$
SED	Set Decimal Mode Flag	F8	D=1

Figure 19.1 The Decimal Mode Flag

Decimal mode arithmetic can be explored by changing the first instruction in "total mystery" (original or your extended version) to an SED instruction. This makes the program execute in decimal mode. The Monitor clears the decimal mode flag as it begins execution, but care must be taken when entering the Monitor at other points that the decimal mode flag is cleared.

You might enjoy the program of Figure 19.2, which requires several of the subroutines you have seen in previous sections. The program converts decimal numbers to hexadecimal by using decimal arithmetic. Minor changes allow it to convert decimal numbers to hexadecimal by doing the same operations in binary arithmetic. A necessary multiplication is carried out by adding repeatedly; not the most efficient method, but simple enough to make the two-way arithmetic idea work. More efficient multiplication methods involving adding and shifting are spelled out in many references. The bibliography at the end of this manual will lead you to specific methods and coded subroutines.

: DECIMAL-HEX CONVERTER:

4ØØØ	D8		START	CLD		;	CLD OR SED
4001	Α9	2Ø	REPEAT	LDA	#\$2Ø	;	ASCII BLANK
4003	ΑØ	ØØ		LDY	#Ø	;	ZERO
4005	A2	Ø7		LDX	#Ø7		
4007	9D	C6	DØ CLEAR	STA	\$DØC6,X	;	CLEAR ENTRY FIELD
400A	94	ΕØ		STY	\$EØ,X	;	CLEAR ACCUMULATOR
4ØØC	CA			DEX			

4ØØD	-1Ø.	F8	. ,	BPL, CLEAR,		
4ØØF	A2	ΕØ	AOUT	LDX #\$EØ	; INPUT ADDRESS	
4Ø11	ΑØ	40	1	LDY #\$40	; DISPLAY POSITION	
4Ø13	A9	Ø8		LDA #\$Ø8		
4Ø15	20	_	_	JSR HEXTV	; ACCUMULATOR DISPLAY, FIG. 16.3	
4Ø18	2Ø	ED	FE	JSR \$FEED	; GET DIGIT	
4Ø1B	48			PHA	; SAVE ASCII	
4Ø1C	20	93	FE	JSR \$FE93	; STRIP TO DIGIT, FIG 14.2	
4Ø1F	1Ø	ØЗ		BPL DIGIT	; BRANCH IF DIGIT	
4021	68			PLA	; IF NOT, DISCARD IT	
4Ø22	5Ø	DD		BVC REPEAT	;	
4Ø24	48		•	PHA	; SAVE STRIPPED FOR ADD	
4Ø25	A2	Ø7		LDX #7		
4Ø27	EΑ			NOP	; F8 SED - FOR HEX-DEC	•
4Ø28	B5	ΕØ	COPY	LDA \$EØ,X	; COPY FOR MULTIPLY	
4Ø2A	95	E8		STA \$E8,X	;	
402C	CA			DEX		
4Ø2D	1Ø	F9		BPL COPY		
4Ø2F	ΑØ	Ø9	CNT	LDY #9	; CHANGE #9 to #\$F - FOR HEX-DEC	•
4031	A2	Ø7	MULT	LDX #7	; MULTIPLY BY ADDING	
4Ø33	20	_		JSR ADDN	; FIGURE 15.4	,
4Ø36	88			DEY		
4037	DØ	F8		BNE MULT		
4039	68			PLA	; PULL STRIPPED DIGIT	
4Ø3A	A2	Ø7		LDX #7		
4Ø3C	EA			NOP	; D8 CLD - FOR HEX-DEC	*
4Ø3D	EA	EΑ		NOPs	; C9 ØA CMP #\$A - FOR HEX-DEX	*
4Ø3F	EΑ	ĒΑ		NOPs	; 9Ø Ø2 BCC - FOR HEX-DEC	*
4Ø41	EA	EΑ		NOPs	; 69 Ø5 ADC #\$5 - FOR HEX-DEC	•
4Ø43	EA			NOP	; F8 SED - FOR HEX-DEC	•
4Ø44	2Ø	_	_	JSR ADD1	; ADD TO ACCUMULATOR, FIGURE 15.4	
4Ø47	68			PLA	; PULL DIGIT ASCII	
4Ø48	2Ø	-	-	JSR SCROLL	; ROLL INTO INPUT DISPLAY, FIG. 18.2	
4Ø4B	EΑ			NOP	; D8 CLD - FOR HEX-DEC	•
4Ø4C	4C	ØF	4Ø	JMP AOUT	; DISPLAY NEW ACCUMULATOR	

^{*} Make these changes to convert this program to a Hexadecimal-Decimal Converter.

Figure 19.2 Decimal-Hexadecimal Converter

The machine code addresses in Figure 19.2 assume the program is loaded into memory beginning at location \$4000. Actually it can be loaded anywhere in RAM, provided the absolute address in the last instruction is adjusted to the location of the instruction labeled AOUT. This one dependence on the load address of the program can be removed by replacing the last instruction with a conditional branch that is known to branch from the known value of its flag. This strategy was followed in the instruction shown at \$401F.

Blanks occur in some absolute address positions in the program, corresponding to subroutine calls. The subroutines are those defined in this manual. You can load them anywhere in RAM and fill in their absolute addresses

(with reversed bytes) to make a complete program.

Adjusting a program to its loading location is called relocation. Filling in addresses to reflect the location of other routines and data is called linking or resolving references. Many computer systems have a system program, called a loader, which loads, relocates and links the user's programs.

If you have trouble getting the routines to run please refer to Appendix K which contains completed listings.

A SPARKLING FINISH

You have almost reached the end of this guide, but that is no reason to slow down in enabling your computer to do new useful and amusing things, through machine language programming.

We have explored almost every 65\(\text{0} \)2 instruction, but there is an addressing mode we have not encountered. It is called indexed indirect. In this mode, the index register X selects an address from a block of reversed-byte addresses in the zero page. The starting byte of the block is designated by the second byte of the indexed instruction. In the symbolic assembler language form the indexed indirect mode is indicated by an operand of the form.

(zero-page-address,X)

The indexed indirect addressing mode is useful for accessing bytes in random order rather than in increasing or decreasing order. The program of Figure 20.1 illustrates the situation. Select a set of displayed cells scattered 'randomly' around on the screen. List them in a block of reversed-byte addresses, not in any particular order. Load the program somewhere beyond the block of addresses and load the 'time delay' subroutine (pg.45) along with it. Link the 'time delay' into your program. Place the number of addresses in location \$0001 and adjust the timing constant for a pleasing effect.

In the sparkle program, the 'stars' stay off most of the time. To make a 'twinkle, twinkle, little star' version, reverse the star and blank characters \$E8 and \$20.

: SPARKLING FINISH

; LOAD A TIMING CONSTANT FOR THE 'ON' TIME IN \$00

LOAD N INTO \$01

; PLACE ADDRESSES OF SPARKLE DISPLAY POINTS IN LOCATIONS \$\, 4\\$\, 05 THROUGH 2N, 2N+1 IN REVERSED BYTE FORM

A6	Ø1	-	BEGIN	LDX	1	;	
Α9	E8		LOOP	LDA	#\$E8	;	A 'STAR'
81	Ø2			STA	(\$Ø2,X)	;	THE STAR APPEARS
88				TXA		;	SAVE FOR TIME
A6	ØØ			LDX	Ø		
2Ø	_	_		JSR	TIME	;	FLASH A STAR
AA				TAX		;	RESTORE STAR POINTER
Α9	2Ø			LDA	#\$2Ø	;	BLANK
81	Ø2			STA	(\$Ø2,X)	;	TURN STAR OFF
CA				DEX		;	
CA				DEX		;	INDEX NEXT STAR LOCATION
DØ	ED			BNE	LOOP	;	FLASH NEXT STAR
FØ	E9			BEQ	BEGIN	;	CYCLE THROUGH STARS AGAIN
					": OO 4 A	0	aculating Duaguage

Figure 20.1 A Sparkling Program


APPENDIX A

ASCII CHARACTER CODES

ØØ Ø1 Ø2 Ø3 Ø4	CHAR NUL SOH STX ETX EOT	CODE 2B 2C 2D 2E 2F	CHAR +	56 57 58 59 5A	CHAR V W X Y Z
Ø5 Ø6 Ø7 Ø8 Ø9	ENQ ACK BEL BS HT	30 31 32 33 34	Ø 1 2 3 4	5B 5C 5D 5E 5F	[/] ^ —
ØA ØB ØC ØD ØE	LF VT FF CR SO	35 36 37 38 39	5 6 7 8 9	60 61 62 63 64	a b c d
ØF 1Ø 11 12 13	SI DLE DC1 DC2 DC3	3A 3B 3C 3D 3E	: < = >	65 66 67 68 69	e f g h i
14 15 16 17 18	DC4 NAK SYN ETB CAN	3F 40 41 42 43	? @ A B C	6A 6B 6C 6D 6E	j k l m n
19 1A 1B 1C 1D	EM SUB ESC FS GS	44 45 46 47 48	D E F G H	6F 7Ø 71 72 73	o p q r s
1E 1F 2Ø 21 22	RS US SP !	49 4A 4B 4C 4D	J K L	74 75 76 77 78	t u v w
23 24 25 26 27	# \$ % &	4E 4F 50 51 52	N Ø P Q R	79 7A 7B 7C 7D	y z { }
28 29 2A	()	53 54 55	S T U	7E 7F	÷ DEL

APPENDIX B

6502 MICROPROCESSOR ARCHITECTURE



APPENDIX C

6502 INSTRUCTION SET - MNEMONIC LIST

— ADC — AND ~ ASL	Add Memory to Accumulator with Carry "AND" Memory with Accumulator Shift Left One Bit (Memory or Accumulator)
- BCC - BCS - BEQ - BIT - BMI - BNE - BPL - BRK - BVC - BVS	Branch on Carry Clear Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result not Zero Branch on Result Plus Force Break Branch on Overflow Clear Branch on Overflow Set
- CLC - CLD - CLI - CLV - CMP - CPX - CPY	Clear Carry Flag Clear Decimal Mode Clear Interrupt Disable Bit Clear Overflow Flag Compare Memory and Accumulator Compare Memory and Index X Compare Memory and Index Y
- DEC - DEX DEY	Decrement Memory by One Decrement Index X by One Decrement Index Y by One
- EOR	"Exclusive Or" Memory with Accumulator
INC INX INY	Increment Memory by One Increment Index X by One Increment Index Y by One
JMPJSR	Jump to New Location Jump to New Location Saving Return Address
- LDA - LDX - LDY - LSR	Load Accumulator with Memory Load Index X with Memory Load Index Y with Memory Shift Right One Bit (Memory or Accumulator)
~ NOP	No Operation
_ ORA	"OR" Memory with Accumulator
PHA PHP PLA PLP	Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack

6502 INSTRUCTION SET - MNEMONIC LIST (CONTINUED)

- ROL _ROR _ RTI - RTS	Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator) Return from Interrupt Return from Subroutine
- SBC	Subtract Memory from Accumulator with Borrow
- SEC	Set Carry Flag
- SED	Set Decimal Mode
-SEI	Set Interrupt Disable Status
∽ STA	Store Accumulator in Memory
→ STX	Store Index X in Memory
- STY	Store Index Y in Memory
• *	• •
_ TAX	Transfer Accumulator to Index X
- TAY	Transfer Accumulator to Index Y
– ŤSX	Transfer Stack Pointer to Index X
一 TXA	Transfer Index X to Accumulator
~ TXS	Transfer Index X to Stack Pointer
- TYA	Transfer Index Y to Accumulator

APPENDIX D

65Ø2 INSTRUCTION SET - HEX LISTING

ØØ	-	BRK	47 2F	-	Future Expansion
Ø1	-	ORA-(Indirect,X)	44 30	-	BMI
Ø2	-	Future Expansion	49 31	-	AND-(Indirect),Y
ØЗ	-	Future Expansion	50 32	-	Future Expansion
Ø4	-	Future Expansion	51 33	-	Future Expansion
Ø5	_	ORA-Zero Page	€≥34	_	Future Expansion
Ø6	_	ASL-Zero Page	53 35	_	AND-Zero Page,X
Ø7	_	Future Expansion	54 36	_	ROL-Zero Page,X
Ø8	_	PHP	5537	_	Future Expansion
ø9	_	ORA-Immediate	56 38	_	SEC
100A	_	ASL-Accumulator	5739	_	AND-Absolute,Y
,, ØB	_	Future Expansion	523A	_	Future Expansion
12 ØC	_	Future Expansion	59 3B	_	Future Expansion
, ØD	_	ORA-Absolute	60 3C	_	
/4 ØE		ASL-Absolute	6/ 3D	_	AND-Aboslute,X
15 ØF	_	Future Expansion	6> 3E	-	ROL-Absolute,X
16 10	_	BPL	ع 3F کن € تن	-	Future Expansion
17 11	_	ORA-(Indirect),Y	64 40	_	RTI
14 12		Future Expansion	65 41	_	EOR-(Indirect,X)
19 13	_	Future Expansion	66 42	_	Future Expansion
2014	_	Future Expansion	67 43	-	Future Expansion
2/15		ORA-Zero Page,X	68 44		Future Expansion
	-		6° 45	-	EOR-Zero Page
2216	-	ASL-Zero Page,X	_	-	•
2.317	-	Future Expansion	7046	-	LSR-Zero Page
<i>-</i> 2418	-	CLC CDA Absolute V	7/ 47	-	Future Expansion
2519	•	ORA-Absolute,Y	7≥ 48 7≥ 40	-	PHA
261A	-	Future Expansion	73 49	-	EOR-Immediate
ج. 1B	-	Future Expansion	7 4 4A	-	LSR-Accumulator
≥8 1C	-	Future Expansion	75 4B	-	Future Expansion
27 1D	-	ORA-Absolute,X	76 4C	-	JMP-Absolute
301E	-	ASL-Absolute,X	77 4D	-	EOR-Absolute
3/1F	-	Future Expansion	78 4E	-	LSR-Absolute
Z≥20°	-	JSR (1-1/2-1-1)	29 4F	-	
33 21	-	AND-(Indirect,X)	go 50	-	BVC
3422	-		8/ 51	-	EOR-(Indirect),Y
7523	-	Future Expansion	g> 52	-	Future Expansion
3624	-		₈ ≥53	-	Future Expansion
3725	-	AND-Zero Page	84 54	-	Future Expansion
3 ₹ 26	-	ROL-Zero Page	8555	-	EOR-Zero Page,X
<i>3</i> 9 27	-		&56 €	-	LSR-Zero Page,X
4>28		PLP	<i>8</i> 757	-	Future Expansion
4/ 29	-	AND-Immediate	<i>&</i> 2′58	-	CLI
4≥ 2A	-	ROL-Accumulator	<i>90</i> 59	-	EOR-Absolute,Y
43 2B	-	Future Expansion	<i>ல</i> 5A	-	Future Expansion
45 2C	-	BIT-Absolute	9; 5B		Future Expansion
45°2D	-	AND-Absolute	<i>G</i> ≥5C	-	Future Expansion
46 2E	-	ROL-Absolute	935D	-	EOR-Absolute,X

65Ø2 INSTRUCTION SET - HEX LISTING (CONTINUED)

94 5E	-	LSR-Absolute,X		149 95	_	STA-Zero Page,X
93 5F	-	Future Expansion		15696	-	STX-Zero Page,Y
16 6Ø	-	RTS		15/97	_	
9761	_	ADC-(Indirect,X)		/5 ≥98	_	TYA
98 62	-	Future Expansion		5399	_	STA-Absolute,Y
<i>9</i> ≈ 63	-	Future Expansion		1549A	_	TXS
10064	_	Future Expansion		1559B	_	Future Expansion
10165	-	ADC-Zero Page		/ 5 ±9C	_	
10266	_	ROR-Zero Page		79D	-	
15367		Future Expansion		9E	-	
20468	-	PLA				
69	_	ADC-Immediate		/5 ⁽²⁾ 9F	-	· mimi · milpanion
100 6A				100A0	-	
		ROR-Accumulator	•	66 A1	-	
, ,	-	Future Expansion		152A2	-	
/≈€ 6C	-	JMP-Indirect		/6 A3		
/'" 6D		ADC-Absolute		106A4	-	
16.6E	-	ROR-Absolute			-	LDA-Zero Page
/ / 6F	-	Future Expansion	•	Ç- 1,	-	LDX-Zero Page
į. 27Ø	-	BVS		10/A7	-	Future Expansion
16371	-	ADC-(Indirect),Y		108A8	-	TAY
01472	-	Future Expansion		160A9	-	LDA-Immediate
165 73	-	Future Expansion	*	170 AA	-	TAX
106 74	-	Future Expansion		/7/ AB	-	Future Expansion
1. 775	-	ADC-Zero Page,X		1 20 AC	-	LDY-Absolute
1. 776	-	ROR-Zero Page,X		ノアデAD	_	LDA-Absolute
11977		Future Expansion	*	174 AE	_	LDX-Absolute
12:78	-	SEI		ノフ- AF	_	Future Expansion
12179	_	ADC-Absolute,Y		176 BØ	_	BCS
12 ETA	-	Future Expansion		777B1	_	LDA-(Indirect),Y
/237B	_	Future Expansion		176B2	_	Future Expansion
1.47C	-	Future Expansion		178B3	_	
734 7D		ADC-Absolute,X		18:6B4	_	Future Expansion
7.55 7E	_	ROR-Absolute,X		/g/B5		LDY-Zero Page,X
1267E		-		. 44	-	LDA-Zero Page,X
1277F	-	Future Expansion		/ <i>4</i> ≥B6	-	LDX-Zero Page,Y
12880	-	Future Expansion		/8≥B7	-	Future Expansion
12981	-	STA-(Indirect,X)		151/B8		CLV
13082	-	Future Expansion		186 B9	-	LDA-Absolute,Y
/3/83	-	Future Expansion		186BA	-	TSX
05284	-	STY-Zero Page		187 BB	-	Future Expansion
/ 85	η-	STA-Zero Page		/42BC	-	LDY-Absolute,X
86	-	STX-Zero Page	ı	189BD	-	LDA-Absolute,X
215 87	-	Future Expansion		/ざ ³ BE	-	LDX-Absolute,Y
13688	-	DEY		/01 BF		Future Expansion
/5/89	-	Future Expansion		/12>CØ	-	CPY-Immediate
ノ※ 8A	-	TXA		/9/C1	-	CMP-(Indirect,X)
,∕.S ⁴ 8B	-	Future Expansion		194C2	-	Future Expansion
7498C	-	STY-Absolute		194 C3	-	
/4/8D	-	STA-Absolute		195C4	-	CPY-Zero Page
<i>⊳⊶</i> .8E	-	STX-Absolute		177C5	-	CMP-Zero Page
	-	Future Expansion			-	DEC-Zero Page
144 90	-	BCC		-		Future Expansion
A 91	-	STA-(Indirect),Y		24CC8		
· ÷ · 92	-	Future Expansion				CMP-Immediate
		Future Expansion		>0à CA		
16 894				205CB		
				20,00		. L.L. G LAPANOION

65Ø2 INSTRUCTION SET - HEX LISTING (CONTINUED)

⊋e∜ CC	-	CPY-Absolute	,230 E6	-	INC-Zero Page
CD	-	CMP-Absolute	23/ E7	-	Future Expansion
200 CE	-	DEC-Absolute	≥	-	INX
≥27CF	-	Future Expansion	55 ₹ E9	-	SBC-Immediate
2%/DØ	_	BNE	EA	-	NOP
28°D1\	_	CMP-(Indirect),Y	> 3€ EB	-	Future Expansion
210D2\	-	Future Expansion	EC کرد	-	CPX-Absolute
2// D3	-	Future Expansion	ンゴ ^フ ED	-	SBC-Absolute
2/2D4	_	Future Expansion	200 EE	-	INC-Absolute
2/3D5	_	CMP-Zero Page,X	239 EF	_	Future Expansion
7/4/D6	_	DEC-Zero Page,X	246FØ	-	BEQ
>15 D7	_	Future Expansion	24/F1	_	SBC-(Indirect),Y
21 6 D8	_	CLD	242F2	-	Future Expansion
2/709	_	CMP-Absolute,Y	24 5 F3	_	Future Expansion
218DA	_	Future Expansion	264F4	_	Future Expansion
in Ach	_	Future Expansion	- W 1.F5	_	SBC-Zero Page,X
224DC	_	Future Expansion	246F6	_	INC-Zero Page,X
25/DD	_	CMP-Absolute,X	247F7	_	Future Expansion
≥ \$}DE	_	DEC-Absolute,X	54 ≥ F8	_	SED
2a 9DF	_	Future Expansion	247F9	_	SBC-Absolute,Y
224 EØ	_	CPX-Immediate	2,0FA	. .	
225E1	_	SBC-(Indirect,X)	JUST FB	_	Future Expansion
226E2	_	Future Expansion	SesEC	_	Future Expansion
222E3			≥5>FC		
	-	Future Expansion	FDنزبر	-	SBC-Absolute,X
228 E4	-	CPX-Zero Page	254FE	-	INC-Absolute,X
229 E5	-	SBC-Zero Page	253 FF	-	Future Expansion

APPENDIX E

6502 DISASSEMBLY TABLE

	ł					_	.		.									
	ш		ASL-ABS	ASL-ABS.X	ROL-ABS	ROL-ABS.X	LSR-ABS	LSR-ABS,X	ROR-ABS	ROR-ABS.X	STX-ABS		LDX-ABS	LDX-ABS.Y	DEC-ABS	DEC-ABS,X	INC-ABS	INC-ABS.X
	D		ORA-ABS	ORA-ABS.X	AND-ABS	AND-ABS,X ROL-ABS,X	EOR-ABS	EOR-ABS,X	ADC-ABS	ADC-ABS.X	STA-ABS	STA-ABS.X	LDA-ABS	LDA-ABS.X	CMP-ABS	CMP-ABS,X	SBC-ABS	SBC-ABS.X
	3				BIT-ABS		JMP-ABS		JMP-IND		STY-ABS		LDY-ABS	LDY-ABS.X	CPY-ABS		CPX-ABS	
	8	\neg		-														\neg
	<		ASL-A		ROL-A		LSR-A		ROR-A		TXA	TXS	TAX	TSX	DEX		NOP	
	6		PHP ORA-IMM	CLC ORA-ABS.Y	AND-IMM	SEC AND-ABS,Y	PHA EOR-IMM	CLI EOR-ABS, Y	ADC-IMM	ADC-ABS,Y		TYA STA-ABS,Y	TAY LDA-IMM	CLV LDA-ABS,Y	INY CMP-IMM	CLD CMP-ABS,Y	INX SBC-IMM	SED SBC-ABS.Y
	∞	٦	물	CC	PLP	EC	HA	1	PLA	SEI	DEY	ΥA	ΑY	Ľ	λ	L.D	×	ED
щ		+	-	러	-	S	-	_	-	-	-	-	-	ĭ	=	H	-	~
ᇳ		7	7 1	×	_	×		34		×		5		$\overline{}$	_	×	\neg	ᅱ
OPCODE TABLE	9		ASL-Z, Page	ASL-Z, Page, X	ROL-Z, Page	ROL-Z, Page,	LSR-Z.Page	LSR-Z, Page,	ROR-Z, Page	ROR-Z.Page,	STX-Z, Page	STX-Z, Page, Y	LDX-Z, Page	LDX-Z.Page.	DEC-Z, Page	DEC-Z, Page, X	INC-Z, Page	INC-Z, Page, X
ď	\$		ORA-Z, Page	OR A-Z, Page, X	AND-Z, Page	AND-Z, Page, X ROL-Z, Page, X	EOR-Z.Page	EOR-Z.Page,X LSR-Z,Page,X	ADC-Z,Page	ADC-Z, Page, X ROR-Z, Page, X	STA-Z, Page	STY-Z.Page,X STA-Z.Page,X	LDA-Z,Page	LDY-Z, Page, X LDA-Z, Page, X LDX-Z, Page, Y	CMP-Z,Page	CMP-Z, Page, X	SBC-Z, Page	SBC-Z, Page, X
	4				BIŢ-Z, Page						STY-Z, Page	STY-Z, Page, X	LDY-Z, Page	LDY-Z, Page, X	CPY-Z, Page		CPX-Z,Page	
	m	_			_													Ш
	2												LDX-IMM					
	_		ORA-IND,X	ORA-IND,Y	AND-IND,X	AND-IND,Y	EOR-IND,X	EOR-IND,Y	ADC-IND,X	ADC-IND,Y	STA-IND,X	STA-IND,Y	LDA-IND,X	LDA-IND,Y	CMP-IND,X	CMP-IND,Y	SBC-IND,X	SBC-IND,Y
	ez.		BRK	BPL	JSR	BMI	RTI	BVC	RTS	BVS		BCC	LDY-IMM	BCS	CPY-IMM	BNE	CPX-IMM	BEQ
	CSD	MSD	8	-	2	3	4	5	٥	7	∞	6	4	æ	O	۵	ш	L

LSD—Least Significant Digit
MSD—Most Significant Digit

APPENDIX F

SPECIAL SYMBOLS

Accumulator Α Index Registers X,YΜ Memory Processor Status Register S Stack Pointer Change No Change Add Logic AND Subtract Logic Exclusive Or Transfer from Stack Transfer to Stack Transfer to Transfer to Logical OR Program Counter PC PCH Program Counter High PCL Program Counter Low OPER OPERAND IMMEDIATE ADDRESSING MODE \$ Indicates a Hex Value

APPENDIX G

COMPLETE INSTRUCTION LIST WITH OPCODES

ADC

ADD MEMORY TO ACCUMULATOR WITH CARRY

Operation: $A + M + C \rightarrow A$, C

N Z C I D V

ADDRESSING MODE	ASSEMB	OP CODE		
Immediate	ADC	# Oper	69 105	
Zero Page	ADC	Oper	65 101	
Zero Page, X	ADC	Oper, X	75 //7	
Absolute	ADC	Oper	6D 109	
Absolute, X	ADC	Oper, X	7D /25	
Absolute, Y	ADC	Oper, Y	79 /2/	
(Indirect, X)	ADC	(Oper, X)	61 9 7	
(Indirect), Y	ADC	(Oper), Y	71 //3	

AND

"AND" MEMORY WITH ACCUMULATOR

Logical AND to the Accumulator

Operation: $A \wedge M \rightarrow A$

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	AND	# Oper	29 4 /	
Zero Page	AND	Oper	25 37	
Zero Page, X	AND	Oper, X	35 53	
Absolute	AND	Oper	2D 45	
Absolute, X	AND	Oper, X	3D 61	
Absolute, Y	AND	Oper, Y	39 5	
(Indirect, X)	AND	(Oper, X)	21 33	
(Indirect), Y	AND	(Oper), Y	3149	

ASL

ASL SHIFT LEFT ONE BIT (MEMORY OR ACCUMULATOR)

Operation: C+	- 171615	51413121	10	Ø
+ b + 1 + 1 + 1 + 1 + 1 + 1				_

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP	
Accumulator	ASL	A	ØA 10	
Zero Page	· ASL	Oper	ø6 <i>6</i>	
Zero Page, X	ASL	Oper, X	16 22	
Absolute	ASL	Oper	ØE /4	
Absolute, X	ASL	Oper, X	1E 30	

BCC

BCC BRANCH ON CARRY CLEAR

Operation: Branch on C = 0

 $N \quad Z \quad C \quad I \quad D \quad V$

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Relative	BCC	Oper	90 144	

BCS

BCS BRANCH ON CARRY SET

Operation: Branch on C = 1

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Relative	BCS	Oper	. ВØ	176

BEQ

BEQ BRANCH ON RESULT ZERO

Operation: Branch on Z = 1

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Relative	BEQ	Oper	FØ	246

BIT

BIT TEST BITS IN MEMORY WITH ACCUMULATOR

Operation: A \wedge M, M₇ \rightarrow N, M₆ \rightarrow V

Bit 6 and 7 are transferred to the status Register.

NZCIDV

If the result of A \wedge M is zero then Z = 1, otherwise \emptyset . M_7

 $M_7 - - M_6$

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP COD	E
Zero Page	BIT	Oper	24	36
Absolute	BIT	Oper	2C	45

BMI

BMI BRANCH ON RESULT MINUS

Operation: Branch on N = 1

N Z C I D V

ADDRESSING	ASSEMBLY LANGUAGE		OP	
MODE	FORM		CODE	
Relative	BMI	Oper	30 48	

BNE

BNE BRANCH ON RESULT NOT ZERO

Operation: Branch on $Z = \emptyset$

NZCIDV

ADDRESSING	ASSEMBLY LANGUAGE		OP
MODE	FORM		CODE
Relative	BNE	Oper	DØ 206

BPL

BPL BRANCH ON RESULT PLUS

Operation: Branch on $N = \emptyset$

NZCIDV

ADDRESSING	ASSEMBLY LANGUAGE		OP	
MODE	FORM		CODE	
Relative	BPL	Oper	10 16	

BRK

BRK FORCE BREAK

Operation: Forced Interrupt PC + 2 | P |

N Z C I D V

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied BRK 00 6

A BRK command cannot be masked by setting I.

BVC

BVC BRANCH ON OVERFLOW CLEAR

Operation: Branch on V = O

NZCIDV

ADDRESSING	ASSEMBLY LANGUAGE		OP
MODE	FORM		CODE
Relative	BVC	Oper	50 80

BVS

BVS BRANCH ON OVERFLOW SET

Operation: Branch on V = 1

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE	
Relative	BVS Oper	70 //2	

CLC

CLC CLEAR CARRY FLAG

Operation: $\emptyset \rightarrow C$

 $N \quad Z \quad C \quad I \quad D \quad V$

__ _ a __ _

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	CLC	18 24

CLD

CLD CLEAR DECIMAL MODE

Operation: $\emptyset \rightarrow D$

N Z C I D V

_ _ _ _ 0 _

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE	
Implied	CLD	D8 2/6	

CLI

CLI CLEAR INTERRUPT DISABLE BIT

Operation: $\emptyset \rightarrow I$

N Z	Z	С	I	D	V
			a		

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE
Implied	CLI	58 EK

CLV

CLV CLEAR OVERFLOW FLAG

Operation: $\emptyset \rightarrow V$

·N Z C I D V

ADDRESSING MODE		
Implied	CLV	B8 184

CMP

CMP COMPARE MEMORY AND ACCUMULATOR

Operation: A - M

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	CMP	# Oper	C9 201	
Zero Page	CMP	Oper	C5 197	
Zero Page, X	CMP	Oper, X	D5 2/3	
Absolute	CMP	Oper	CD 205	
Absolute, X	CMP	Oper, X	DD 22/	
Absolute, Y	CMP	Oper, Y	D9 2/7	
(Indirect, X)	CMP	(Oper, X)	C1 193	
(Indirect), Y	CMP	(Oper), Y	D1 209	

CPX

CPX COMPARE MEMORY AND INDEX X

Operation: X - M

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	CPX	# Oper	EØ 224	
Zero Page	CPX	Oper	E4 228	
Absolute	CPX	Oper	EC 236	

CPY

CPY COMPARE MEMORY AND INDEX Y

Operation: Y - M

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	CPY	# Oper	CØ 192	
Zero Page	CPY	Oper	C4 196	
Absolute	CPY	Oper	CC 204	

DEC

DEC DECREMENT MEMORY BY ONE

Operation: $M - 1 \rightarrow M$

N Z C I D V

ADDRESSING MODE	DDRESSING ASSEMBLY LANGUAGE FORM		CODE		
Zero Page	DEC	Oper		C6	198
Zero Page, X	DEC	Oper, X		D6	214
Absolute	DEC	Oper		CE	206
Absolute, X	DEC	Oper, X		DE	222

DEX

DEX DECREMENT INDEX X BY ONE

Operation: $X - 1 \rightarrow X$

N Z C I D V

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied DEX CA 202

DEY

DEY DECREMENT INDEX Y BY ONE

Operation: $Y - 1 \rightarrow Y$

N Z C I D V

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied DEY 88 / 36

EOR

EOR "EXCLUSIVE-OR" MEMORY WITH ACCUMULATOR

Operation: $A \vee M \rightarrow A$

ADDRESSING MODE			OP CODE	
Immediate	EOR	# Oper	49	フラ
Zero Page	EOR	Oper	45	69
Zero Page, X	EOR	Oper, X	55	85
Absolute	EOR	Oper	4D	フフ
Absolute, X	EOR	Oper, X	5D	93
Absolute, Y	EOR	Oper, Y	59	89
(Indirect, X)	EOR	(Oper, X)	41	65
(Indirect), Y	EOR	(Oper), Y	. 51	81

INC

INC INCREMENT MEMORY BY ONE

Operation: $M + 1 \rightarrow M$

Z CID

ADDRESSING MODE	NG ASSEMBLY LANGUAGE FORM		OP CODE		
Zero Page	INC	Oper	E6	230	
Zero Page, X	INC	Oper, X	F6	246	
Absolute	INC	Oper	EE	238	
Absolute, X	INC	Oper, X	FE	254	

INX

INX INCREMENT INDEX X BY ONE

Operation: $X + 1 \rightarrow X$

Z

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	INX	E8 ≥3≥

INY

INY INCREMENT INDEX Y BY ONE

Operation: $Y + 1 \rightarrow Y$

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE.	FORM	CODE
Implied	INY	C8 200

JMP

JMP JUMP TO NEW LOCATION

Operation: $(PC + 1) \rightarrow PCL$

N Z C I D V

 $(PC + 2) \rightarrow PCH$

_ _ _ _ _ _

ADDRESSING MODE Absolute Indirect	ASSEMBLY LANGUAGE FORM		OP CODE	
	JMP JMP	Oper (Oper)	4C 6C	76 108

JSR

JSR JUMP TO NEW LOCATION SAVING RETURN ADDRESS

Operation: PC + 2 1, (PC + 1) PCL

N Z C I D V

(PC + 2) PCH

_ _ _ _ -

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Absolute	JSR	Oper	20	32

LDA

LDA LOAD ACCUMULATOR WITH MEMORY

Operation: M - A

N Z C I D V

/ / - - - -

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	LDA	# Oper	A9 169	
Zero Page	LDA	Oper	A5 165	
Zero Page, X	LDA	Oper, X	B5 181	
Absolute	LDA	Oper	AD /73	
Absolute, X	LDA	Oper, X	BD 189	
Absolute, Y	LDA	Oper, Y	B9 185	
(Indirect, X)	LDA	(Oper, X)	Al 161	
(Indirect), Y	LDA	(Oper), Y	B1 /77	

LDX

LDX LOAD INDEX X WITH MEMORY

Operation: $M \rightarrow X$

N Z C I D V

OP **ADDRESSING ASSEMBLY LANGUAGE FORM** CODE MODE A2 162 # Oper LDX Immediate 166 Α6 LDX Oper Zero Page B6 Zero Page, Y LDX Oper, Y AE ノフ*4* LDX Oper Absolute BE 190 Absolute, Y LDX Oper, Y

LDY

LDY LOAD INDEX Y WITH MEMORY

Operation: $M \rightarrow Y$

NZCIDV

/ / - - - -

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
	Immediate	LDY	# Oper	AØ /60
	Zero Page	LDY	Oper	A4 164
	Zero Page, X	LDY	Oper, X	B4 /80
	Absolute	LDY	Oper	AC / 7 ≥
	Absolute, X	LDY	Oper, X	BC 188

LSR

LSR SHIFT RIGHT ONE BIT (MEMORY OR ACCUMULATOR)

Operation: $\emptyset \rightarrow \boxed{76543210} \rightarrow C$

N Z C I D V

0 / / - - -

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Accumulator	LSR	A	4A 74	
Zero Page	LSR	Oper	46 70	
Zero Page, X	LSR	Oper, X	56 86	
Absolute	LSR	Oper	4E 78	
Absolute, X	LSR	Oper, X	5E 94	

NOP

NOP NO OPERATION

Operation: No Operation (2 cycles)

NZCIDV

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied NOP EA 234

ORA

ORA "OR" MEMORY WITH ACCUMULATOR

Operation: A V M → A

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		CODE	
Immediate	ORA	# Oper	Ø9 9	
Zero Page	ORA	Oper	Ø5 <i>5</i>	
Zero Page, X	ORA	Oper, X	15 ≥	
Absolute	ORA	Oper	ØD 1/3	
Absolute, X	ORA	Oper, X	1D 29	
Absolute, Y	ORA	Oper, Y	19 23	
(Indirect, X)	ORA	(Oper, X)	Ø1 /	
(Indirect), Y	ORA	(Oper), Y	11 /7	

PHA

PHA PUSH ACCUMULATOR ON STACK

Operation: A |

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE	
Implied	РНА	48 72	

PHP

PHP PUSH PROCESSOR STATUS ON STACK

Operation: P |

NZCIDV

ADDRESSING	ASSEMBLY LANGUAGE	OP	
MODE	FORM	CODE	
Implied	PHP	Ø8 8	

PLA

PLA PULL ACCUMULATOR FROM STACK

Operation: A 1

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE
Implied	PLA	68 104

PLP

PLP PULL PROCESSOR STATUS FROM STACK

0	peration:	D 1	t
v	peranon.	r	ŀ

NZCIDV

From Stack

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE	
Implied .	PLP .	28 46	

ROL

ROL ROTATE ONE BIT LEFT (MEMORY OR ACCUMULATOR)

Operation: -76543210 - C-

 $N \quad Z \quad C \quad I \quad D \quad V$

ADDRESSING MODE		ASSEMBLY LANGUAGE FORM		OP CODE	
Accumulator	ROL	Α	2A	42	
Zero Page	ROL	Oper	26	38	
Zero Page, X	ROL	Oper, X	36	54	
Absolute	ROL	Oper	2E	46	
Absolute, X	ROL	Oper, X	3E	62	

ROR

ROR ROTATE ONE BIT RIGHT (MEMORY OR ACCUMULATOR)

Operation: C 76543210

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Accumulator	ROR	A	6A 106	
Zero Page	ROR	Oper	66 102	
Zero Page, X	ROR	Oper, X	76 1/8	
Absolute .	ROR	Oper	6E //0	
Absolute, X	ROR	Oper, X	7E 126	

RTI

RTI RETURN FROM INTERRUPT

Operation; P! PC!

N Z C I D V

From Stack

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	RTI ·	40 64

RTS

RTS RETURN FROM SUBROUTINE

Operation: PC \uparrow , PC + 1 \rightarrow PC

N Z C I D V

ADDRESSING	ASSEMBLY LANGUAGE	OP	
MODE	FORM	CODE	
Implied	RTS	60 96	

SBC

SBC SUBTRACT MEMORY FROM ACCUMULATOR WITH BORROW

Operation: $A - M - \overline{C} \rightarrow A$

 $N \quad Z \quad C \quad I \quad D \quad V$

Note: $\overline{C} = Borrow$

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Immediate	SBC	# Oper	E9	233
Zero Page	SBC	Oper	E5	229
Zero Page, X	SBC	Oper, X	F5	245
Absolute	SBC	Oper	ED	237
Absolute, X	SBC	Oper, X	FD	253
Absolute, Y	SBC	Oper, Y	F9	249
(Indirect, X)	SBC	(Oper, X)	El	225
(Indirect), Y	SBC	(Oper), Y	Fl	24/

SEC

SEC SET CARRY FLAG

Operation: 1 → C

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM	OP CODE	
Implied	SEC	38 56	

SED

SED SET DECIMAL MODE

Operation: $1 \rightarrow D$

N Z C I D V

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied SED F8 248

SEI

SEI SET INTERRUPT DISABLE STATUS

Operation: $1 \rightarrow I$

N Z C I D V

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	SEI	78 /20

STA

STA STORE ACCUMULATOR IN MEMORY

Operation: $A \rightarrow M$

NZCIDV

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE
Zero Page	STA	Oper	85 /33
Zero Page, X	STA	Oper, X	95 149
Absolute	STA	Oper	8D /4/
Absolute, X	STA	Oper, X	9D 157
Absolute, Y	STA	Oper, Y	99 153
(Indirect, X)	STA	(Oper, X)	81 129
(Indirect), Y	STA	(Oper), Y	91 145

STX

STX STORE INDEX X IN MEMORY

Operation: $X \rightarrow M$

NZCIDV

ADDRESSING		LY LANGUAGE	OP
MODE		FORM	CODE
Zero Page	STX	Oper	86 /34 96 /50
Zero Page, Y	STX	Oper, Y	8E /42
Absolute	STX	Oper	

STY

STY STORE INDEX Y IN MEMORY

Operation: $Y \rightarrow M$

N Z C I D V

ADDRESSING MODE	ASSEMBLY LANGUAGE FORM		OP CODE	
Zero Page	STY	Oper	84 /32	
Zero Page, X	STY	Oper, X	94 148	
Absolute	STY	Oper	8C /40	

TAX

TAX TRANSFER ACCUMULATOR TO INDEX X

^		. 1/
Operation	n:A	→ X
Operation		

N Z C I	D V
---------	-----

			7
/	"	 	 _

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	TAX	AA /70

TAY

TAY TRANSFER ACCUMULATOR TO INDEX Y

Operation: $A \rightarrow Y$

 $N \quad Z \quad C \quad I \quad D \quad V$

ADDRESSING MODE	ASSEMBLY		OP CODE
Implied	TAY	*	A8 168

TYA

TYA TRANSFER INDEX Y TO ACCUMULATOR

Operation: $Y \rightarrow A$

N Z C I D V

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	, TYA	98 152

TSX

TSX TRANSFER STACK POINTER TO INDEX X

Operation: $S \rightarrow X$

NZCIDV

/ / - - - -

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	TSX	BA 186

TXA

TXA TRANSFER INDEX X TO ACCUMULATOR

Operation: $X \rightarrow A$

N Z C I D V

ADDRESSING ASSEMBLY LANGUAGE OP CODE

Implied TXA 8A /38

TXS

TSX TRANSFER INDEX X TO STACK POINTER

ADDRESSING	ASSEMBLY LANGUAGE	OP
MODE	FORM	CODE
Implied	TXS	9A 154

APPENDIX H

OSI 65V MONITOR MOD 2 LISTING

ASSEM				
10 0000	; OSI 65U F	ROM MO	ONITOR MOD	2
20 0000	;			
3Ø ØØØØ	FLAG=\$FB	}		
4Ø ØØØØ	DAT=\$FC			
5Ø ØØØØ	PNTL=\$FE			
6Ø ØØØØ	PNTH=\$FF			
70 0000	;			
8Ø FEØØ		*=\$FE		(NUTLAL IZATION)
9Ø FEØØ A228	VM	LDX	*\$28	INITIALIZATION
100 FE02 9A		TXS		
110 FEØ3 D8 120 FEØ4 ADØ6FB		CLD LDA	\$FBØ6	
13Ø FEØ7 A9FF		LDA	#\$FF	
14Ø FEØ9 8DØ5FB		STA	\$FBØ5	
150 FEØC A2D8		LDX	#\$D8	
16Ø FEØE A9DØ		LDA	#\$DØ	
170 FE10 85FF		STA	PNTH	
18Ø FE12 A9ØØ		LDA	#Ø	
19Ø FE14 85FE		STA	PNTL	
2ØØ FE16 85FB		STA	FLAG	
21Ø FE18 A8		TAY		
22Ø FE19 A92Ø		LDA	#'	
23Ø FE1B 91FE	VM1	STA	(PNTL),Y	
240 FE1D C8		INY		
25Ø FE1E DØFB		BNE	VM1	
26Ø FE2Ø E6FF		INC	PNTH	
27Ø FE22 E4FF 28Ø FE24 DØF5		CPX	PNTH	
28Ø FE24 DØF5 29Ø FE26 84FF		BNE STY	VM1 PNTH	
300 FE28 F019		BEQ	IN:	
310 FE2A	:	DLQ	114	
32Ø FE2A 2ØE9FE	, ADDR	JSR	INPUT	ADDRESS MODE
33Ø FE2D C92F		CMP	#1/	
34Ø FE2F FØ1E		BEQ	DATA	
35Ø FE31 C947		CMP	#'G	
36Ø FE33 FØ17		BEQ	GO	
37Ø FE35 C94C		CMP	#'L	
38Ø FE37 FØ43		BEQ	LOAD	
39Ø FE39 2093FE		JSR	LEGAL	
400 FE3C 30EC		BMI	ADDR	
41Ø FE3E A2Ø2 42Ø FE4O 20DAFE		LDX	#2 POLI	
430 FE43 B1FE	IN	JSR LDA	ROLL (PNTL),Y	
440 FE45 85FC		STA	DAT	
450 FE47 20ACFE		JSR	OUTPUT	
46Ø FE4A DØDE		BNE	ADDR	

ASSEM					
47Ø FE4C				(=,,=,)	
48Ø FE4C	6CFEØØ	GO	JMP	(PNTL)	
49Ø FE4F		;			D. T
500 FE47	2ØE9FE	DATA	JSR	INPUT	DATA MODE
51Ø FE52	C92E		CMP	#'.	
52Ø FE54	FØD4		BEQ	ADDR	*
53Ø FE56	C9ØD		CMP	#\$D	
54Ø FE58	DØØF		BNE	DAT4	-
55Ø FE5A	E6FE		INC	PNTL	
56Ø FE5C	DØØ2		BNE	DAT3	
57Ø FE5E	E6FF		INC	PNTH	200
58Ø FE6Ø	AØØØ	DAT3	LDY	#Ø	
59Ø FE62	B1FE		LDA	(PNTL),Y	
6ØØ FE64	85FC		STA	DAT	
61Ø FE66	4C77FE		JMP	INNER	
62Ø FE69	2Ø93FE	DAT4	JSR	LEGAL	, ,
63Ø FE6C	3ØE1		BMI	DATA	
640 FE6E	A2ØØ		LDX	#Ø	
65Ø FE7Ø	20DAFE		JSR	ROLL	
66Ø FE73	A5FC		LDA	DAT	
67Ø FE75	91FE		STA	(PNTL),Y	•
68Ø FE77	2ØACFE	INNER	JSR	OUTPUT	
69Ø FE7A	DØD3		BNE	DATA	
700 FE7C		:			
71Ø FE7C	85FB	LOAD	STA	FLAG	KICK INPUT DEVICE FLAG
72Ø FE7E	FØCF		BEQ	DATA	
73Ø FE8Ø		:			
74Ø FE8Ø	ADØØFC	OTHER .	LDA	\$FCØØ	SERIAL INPUT SUB.
75Ø FE83	4A	,	LSR	Α	(FOR AUDIO CASSETTE)
76Ø FE84					
	90FA		BCC	OTHER	
	9ØFA ADØ1FC		BCC LDA	OTHER \$FCØ1	
77Ø FE86	ADØ1FC		LDA	\$FCØ1	NOP
77Ø FE86 78Ø FE89	ADØ1FC EAEAEA		LDA NOP	\$FCØ1 NOP	NOP
770 FE86 780 FE89 790 FE8C	ADØ1FC EAEAEA 297F		LDA NOP AND	\$FCØ1	NOP
770 FE86 780 FE89 790 FE8C 800 FE8E	ADØ1FC EAEAEA		LDA NOP	\$FCØ1 NOP	NOP
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F	ADØ1FC EAEAEA 297F 6Ø	;	LDA NOP AND RTS	\$FCØ1 NOP #\$7F	
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F	ADØ1FC EAEAEA 297F 6Ø	;	LDA NOP AND	\$FCØ1 NOP	NOP EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ	;	LDA NOP AND RTS	\$FCØ1 NOP #\$7F	
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ	;	LDA NOP AND RTS	\$FCØ1 NOP #\$7F	
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE92	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ	;	LDA NOP AND RTS	\$FCØ1 NOP #\$7F	
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE92 830 FE93	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ	; I FGAL	LDA NOP AND RTS .BYTE	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø	LEGAL	LDA NOP AND RTS BYTE	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø	
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE91 820 FE92 830 FE93 840 FE93 850 FE95	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12	LEGAL	LDA NOP AND RTS BYTE	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE92 830 FE93 840 FE93 850 FE95 860 FE97	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A	LEGAL	LDA NOP AND RTS .BYTE CMP BMI CMP	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #':	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE92 830 FE93 840 FE93 850 FE93 850 FE93 860 FE97	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB	LEGAL	LDA NOP AND RTS .BYTE CMP BMI CMP BMI	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941	LEGAL	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE92 830 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA	LEGAL	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BMI	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE92 830 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9D 900 FE9F	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947	LEGAL	LDA NOP AND RTS .BYTE CMP BMI CMP BMI CMP BMI CMP	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #A FAIL #'G	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6	LEGAL	LDA NOP AND RTS .BYTE CMP BMI CMP BMI CMP BMI CMP BMI CMP BMI CMP BMI	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1 920 FEA3	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38	LEGAL	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BMI CMP BMI CMP BMI CMP BCMP BCMP BCMP BCMP BCMP BCMP BCMP	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL #'G FAIL	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1 920 FEA3 930 FEA4	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38 E9Ø7		LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BMI CMP BPL SEC SBC	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL #'G FAIL	EXCESS ROOM IGNORE NON HEX CHAR.
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE92 830 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9B 900 FE9F 910 FEA1 920 FEA3 930 FEA4	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38 E9Ø7 29ØF	LEGAL	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BMI CMP BMI CMP BMI CMP BCMP BCMP BCMP BCMP BCMP BCMP BCMP	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL #'G FAIL	EXCESS ROOM
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1 920 FEA3 930 FEA4 940 FEA6	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38 E9Ø7 29ØF 6Ø	ОК	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BPL SEC SBC AND RTS	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #'C FAIL #'G FAIL #7 #\$F	EXCESS ROOM IGNORE NON HEX CHAR.
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1 920 FEA3 930 FEA4 940 FEA6 950 FEA8	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38 E9Ø7 29ØF 6Ø A98Ø		LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BMI CMP BC SEC AND RTS LDA	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #': OK #'A FAIL #'G FAIL	EXCESS ROOM IGNORE NON HEX CHAR.
770 FE86 780 FE89 790 FE8C 800 FE8E 810 FE8F 820 FE90 820 FE91 820 FE91 820 FE93 840 FE93 840 FE93 850 FE95 860 FE97 870 FE99 880 FE9B 890 FE9D 900 FE9F 910 FEA1 920 FEA3 930 FEA4 940 FEA6	ADØ1FC EAEAEA 297F 6Ø ØØ ØØ ØØ ØØ C93Ø 3Ø12 C93A 3ØØB C941 3ØØA C947 1ØØ6 38 E9Ø7 29ØF 6Ø	ОК	LDA NOP AND RTS BYTE CMP BMI CMP BMI CMP BPL SEC SBC AND RTS	\$FCØ1 NOP #\$7F Ø,Ø,Ø,Ø #'Ø FAIL #'C FAIL #'G FAIL #7 #\$F	EXCESS ROOM IGNORE NON HEX CHAR.

ASSEM					
990 FEAC 1000 FEAE 1010 FEB0 1020 FEB2 1030 FEB3 1040 FEB4 1050 FEB5 1060 FEB6 1070 FEB9 1080 FEBB 1090 FEBE 1100 FEBF 1110 FEC1 1120 FEC3 1130 FEC6 1140 FEC9 1150 FECA	A2Ø3 AØØØ B5FC 4A 4A 4A 2ØCAFE B5FC 2ØCAFE CA 1ØEF A92Ø 8DCADØ 8DCADØ 8DCBDØ 6Ø	OUTPUT	LDX LDA LSR LSR LSR JSR LDA JSR DEX BPL LDA STA STA STA	#3 #Ø DAT, X A A A DIGIT DAT,X DIGIT OUI #' \$DØCA \$DØCB	OUTPUT LLLL DD ONTO SCREEN
1160 FECA 1170 FECC 1180 FECE 1190 FED0 1200 FED2 1210 FED3 1220 FED5 1230 FED8 1240 FED9	29ØF Ø93Ø C93A 3ØØ3 18 6907 99C6DØ C8 6Ø	DIGIT	AND ORA CMP BMI CLC ADC STA INY RTS	#\$F #\$30 #\$3A HA1 #7 \$DØC6,Y	OUTPUT 1 DIGIT TO SCREEN
1250 FEDA 1260 FEDA 1270 FEDC 1280 FEDD 1290 FEDE 1300 FEDF	AØØ4 ØA ØA ØA ØA	; ROLL	LDY ASL ASL ASL ASL	# 4 A A A	MOVE LSD IN AC TO LSD IN 2 BYTE NUM.
1310 FEE0 1320 FEE1 1330 FEE3 1340 FEE5 1350 FEE6 1360 FEE8 1370 FEE9 1380 FEEB 1390 FEED	2A 36FC 36FD 88 DØF8 6Ø A5FB DØ91 4CØØFD	RØ1	ROL ROL DEY BNE RTS LDA BNE JMP	A DAT,X DAT+1,X RØ1 FLAG \$FE7E \$FDØØ	CASSETTE IN? YES-GO DO ACIA INPUT NO-GO POLL KB
1400 FEF0 1410 FEF2 1420 FEF5 1430 FEF8 1440 FEF9 1450 FEFA 1460 FEFC 1470 FEFE 1480 FFØ0	A9FF 8DØØDF ADØØDF 6Ø EA 3ØØ1 ØØFE CØØ1	KBTEST	LDA STA LDA RTS NOP WORD WORD WORD END	#\$FF \$DFØØ \$DFØØ \$130 \$FEØØ \$1CØ	NMI VECTOR RESET VECTOR IRQ VECTOR

APPENDIX I

BIBLIOGRAPHY

 1.* How to Program Microcomputers by William Barden Howard W. Sams & Company, Inc. Indianapolis, IN 46268

 6502 Software Gourmet Guide and Cookbook by Robert Findley SCELBI Publications 20 Hurlbut Street Elmwood, CT 06110

- 3. The First Book of KIM
- Programming a Microcomputer: 65Ø2 by Caxton C. Foster Addison Wesley Publishing Company, Inc. Reading, MA 01867
- 65Ø2 Assembly Language Programming by Lance Leventhal Osborne/McGraw-Hill
- MCS6500 Microcomputer Family Programming Manual MOS Technology, Inc. 950 Rittenhouse Road Norristown, PA 19401
- MICRO: The 65Ø2 Journal P.O. Box 65Ø2 Chelmsford, MA 01824
- SY6500/MCS6500 Microcomputer Family Hardware Manual Synertek
 3050 Coronado Drive Santa Clara, CA 95051
- Programming the 65Ø2 (Second Edition) by Rodney Zaks Sybex 2344 Sixth Street Berkeley, CA 94710
- 65Ø2 Applications Book by Rodney Zaks Sybex 2344 Sixth Street Berkeley, CA 9471Ø

- 65Ø2 Games
 by Rodney Zaks
 Sybex
 2344 Sixth Street
 Berkeley, CA 94710
- Programming & Interfacing The 6502, With Experiments by Marvin L. De Jong Howard W. Sams & Co., Inc. 4300 West 62nd Street Indianapolis, IN 46268
- * Available from OSI

APPENDIX J

65V MONITOR COMMAND SUMMARY

The OS-65V Monitor responds to the following key:

Ø-9,A-F Hex digits

. Change to Address Mode

/ Change to Data Mode

G Go to address shown on screen and execute code there

RETURN Increment address (only in Data Mode)

L Transfer control to audio cassette. This command enters the Data Mode, ignores the keyboard and listens only to the cassette port (if present). To transfer control back to the keyboard, press reset or load \$00FD with a \$00 via tape.

APPENDIX K

TWO-WAY ARITHMETIC LISTINGS

The following listings show one possible way to implement the Decimal-Hex and Hex-Decimal Converter programs from page 47. The four relocatable subroutines are included. The initial address of \$4000 was arbitrarily chosen as a convenient location for disk systems (cassette systems would typically use \$1000).

iii iocation i			jpround mon deby
	DECIMAL-HEX		
4ØØØ	D8	CLD	
4ØØ1	A92Ø	LDA	#\$2Ø
4ØØ3	AØØØ	LDY	#\$ØØ
4ØØ5	A2Ø7	LDX	#\$Ø7
4007	9DC6DØ	STA	\$D ØC6,X
400A	94EØ	STY	\$EØ,X
4ØØC	CA	DEX	
4ØØD	1ØF8	BPL	\$4007
4ØØF	A2EØ	LDX	#\$EØ
4011	AØ4Ø	LDY	#\$4Ø
4013	A9Ø8	LDA	#\$Ø8
4015	2ØØØ41	JSR	\$41ØØ
4Ø18	2ØEDFE	JSR	\$FEED
4Ø1B	48	PHA	
4Ø1C	2Ø93FE	JSR	\$FE93
4Ø1F	1003	BPL	\$4024
4Ø21	68	PLA	
4022	5ØDD	BVC	\$4001
4024	48	PHA	
4025	A2Ø7	LDX	#\$Ø7
4027	EA	NOP	
4028	B5EØ	LDA	\$EØ,X
4Ø2A	95E8	STA	\$E8,X
4Ø2C	CA	DEX	
4Ø2D	1ØF9	BPL	\$4028
4Ø2F	AØØ 9	LDY	#\$Ø9
4Ø31	A2Ø7	LDX	#\$Ø7
4033	200042	JSR	\$4200
4036	88	DEY	
4037	DØF8	BNE	\$4Ø31
4Ø39	68	PLA	
4Ø3A	A 207	LDX	#\$Ø7
4Ø3C	EA	NOP	
4Ø3D	EA	NOP	
4Ø3E	EA	NOP	
4Ø3F	EA	NOP	•
4040	EA	NOP	
4041	EA	NOP	
4042	EA	NOP	
4043	EA	NOP	
4044	200043	JSR	\$43ØØ
4047	68	PLA	
4048	200044	JSR	\$4400
4Ø4B	EA	NOP	
4Ø4C	4CØF4Ø	JMP	\$4ØØF

The Decimal-Hex Converter program uses four subroutines: HEXTV, ADDN, ADD1 and SCROLL. The listings of these that follow are located to coincide with the calling routines on the previous page.

	HEXTV		
41ØØ	85FF	STA	\$FF
4102	B5ØØ	LDA	\$ØØ,X
41Ø4	4A	LSR	Α
41Ø5	4A	LSR	Α
41Ø6	4A	LSR	Α .
41Ø7	4A	LSR	Α
41Ø8	2ØCAFE	JSR	\$FECA
41ØB	B5ØØ	LDA	\$ØØ,X
41ØD	2ØCAFE	JSR	\$FECA
4110	EA	NOP	
4111	E8	INX	
4112	C6FF	DEC	\$FF
4114	DØEC	BNE	\$41Ø2
4116	6Ø	RTS	
	ADDN		
4200	18	CLC	
42Ø1	B5EØ	LDA	\$EØ,X
4203	75E8	ADC	\$E8,X
42Ø5	95EØ	STA	\$EØ,X
4207	CA	DEX	
42Ø8	1ØF7	BPL	\$42Ø1
42ØA	6Ø	RTS	
1000	ADD1	01.0	
4300	18	CLC	AE 4 14
43Ø1	75EØ	ADC	\$EØ,X
43Ø3	95EØ	STA	\$EØ,X
43Ø5	CA	DEX	
4306	A9ØØ	LDA	#\$ØØ
43Ø8	BØF7	BCS	\$43Ø1
43ØA	6Ø	RTS	
4400	SCROLL	LDV	" * * * * *
4400	AØØØ	LDY	#\$ØØ
4402	48	PHA	
44Ø3	C8	INY	(AEO) \
4404	B1F8	LDA	(\$F8),Y
4406	88	DEY	(+==)
4407	91F8	STA	(\$F8),Y
44Ø9	C8	INY	
44ØA	C4FA	CPY	\$FA
44ØC	DØF5	BNE	\$44Ø3
44ØE	68	PLA	
44ØF	91F8	STA	(\$F8),Y
4411	6Ø	RTS	

Make these changes to the Decimal-Hex Converter code on page 81 to complete the transition into Hex-Decimal Converter. The subroutines will remain unchanged.

4Ø27	F8	SED	
4Ø2F	AØØF	LDY	#\$ØF
4Ø3C	D8	CLD	
4Ø3D	C9ØA	CMP	#\$ØA
4Ø3F	9ØØ2	BCC	\$4043
4Ø41	69Ø5	ADC	#\$Ø5
4043	F8	SED	
4Ø4B	D8	CLD	

INDEX

· A	DEC 28, 65
Absolute Addressing Mode	Decimal Mode
Absolute, Indexed X (Abolsute, X)	DEX 28, 65
Accumulator	DEY 28, 65
ADC37, 43, 60	Disassembly Table34
Addition	Displacement Byte22
Address	**
Addressing Mode4, 13	E
Algorithm2	Effective Address
AND	EOR 43, 44, 66
Arithmetic Shift	"Executive-in-a box"
ASL	
Assembler	r
Assembly14	Flag 17, 21
	Flag (clear)
В	Flag (set)
BCC21, 61	Flowchart6
BCD8, 47	· · · · · · · · · · · · · · · · · · ·
BCS	· ·
BEQ21, 61	"Good Listener"
Binary Code	
Bit	. Н
BIT44, 61	Hardware
BMI	Hexadecimal (hex)
BPL	High Byte
Branch	τ
BRK	
BVC	Immediate Addressing Mode
BVS63	Immediate Operand
Byte	INC
C	Indexing Registers
	Indirect Addressing
C (flag)	Indirect Indexed Mode (IND),Y
Carry Bit	Input Data2
CLC	Instruction3
CLI	Instruction Register
CLV	Instruction Set
CMP	Interpreter
Coding	INY
Compare Instructions	
Compiler	J
Conditional Branch	JMP17, 21, 22, 67
CPX	JSR
01 1	
D	${f L}$
D (flag)47	Label
Data Mode4	LDA
Debugging	LDX 16, 67

•	
LDY16, 6	8 ROR40
LIFO	
Linking4	
Loader4	
Logical Shift4	
Loop	7
Low Byte	7 S (stack Pointer)
LSR	SBC
	SEC71
M	SED
Marking Language	SEI
Machine Language	
Mash4	
Memory	
Mnemonic	
Monitor	
N.T	Stack
IN	Stack Pointer
N (flag)	8 STX
NOP18, 6	SIY16, 72
	Subroutine
•	Subtraction
Object Code	2 T
Object Language	2
Octal	0 IAX/3
Opcode	6 1AY
Operand	3 Time Delay
OR	a Total Wystery
ORA44, 6	0 13
	1 wo's Complement
P	TXA73
P (flag) 2 22 4	TXS
P (flag)	
Page (of memory)	
PHL	0
PLA	. I Inconditional Branch 77
PLP	
Port	3
Program	'- V (flog)
Program Counter (PC)	
•	
Pull	
Pull	
Pull	1 X-Register
Pull	
Push	1 X-Register
Push	1 X-Register
R Radix 1 RAM 3 Registers 3	1 X-Register
Radix 1 RAM	X-Register
R Radix 1 RAM 3 Registers 3	X-Register
Radix 1 RAM 3, 1 Registers 3, 1 Relative Addressing Mode 2 Relocatable 40, 4 Return Address 3	X-Register
Radix 1 RAM 3, 1 Registers 3, 1 Relative Addressing Mode 2 Relocatable 40, 4 Return Address 3 ROL 40, 7	Y Y-Register 13 Z Z Z Y-Register 13 Z 2 Y-Register 2 Z 2 Y-Register 2 Z 3
Radix 1 RAM 3 Registers 3, 1 Relative Addressing Mode 2 Relocatable 40, 4 Return Address 3	Y Y-Register 13 Z Z Z Y-Register 13 Z Z Y-Register 13 Z Z P Z Y-Register 13 Z Z Z Z Y-Register 13 Z Z Y-Register 13 Z Z